








TYPEC IN

PC TO DEBUG




radxa

Size	Title:	RA051	REV
A3	Page Name:	<Doc>	X1.0
Date:	Thursday, May 14, 2026	Sheet 1 of 9	

JTAG


J8



HX PZ2.54_2x6P ZZ

CON_TH2X6_2D54_STA

Y4



8MHz_10PF_10PPM
OSC_SM3_3D2X1D3

UART/I2C

J9



CON_1X6

CON_TH1X6_2D54_STA_PZ

J10




CON_1X6

CON_TH1X6_2D54_STA_PZ

CH347F_USB2_1_DM
CH347F_USB2_1_DP


22: RXD0
23: TCK/SWDCLK/GPIO4
24: TDO/GPIO5
25: TDI/GPIO6
26: TMS/SWDIO/GPIO7
27: USB2_1_DM
28: USB2_1_DP

U18




CH347F


VCC_3V3



VCC_3V3








VCC_3V3






CON_TH2X4_2D54_STA
CON_TH2X4_2D54_STA




Size	Title:	RA051	REV
A4	Page Name:	<Doc>	X1.0
Date:	Thursday, May 14, 2026	Sheet	3 of 9



radxa




HUB




Size A4	Title: RA051	REV X1.0
	Page Name: <Doc>	
Date: Thursday, May 14, 2026		
Sheet 6 of 9		



Size	Title: RA051	REV
A4	Page Name: <Doc>	X1.0
Date:	Thursday, May 14, 2026	Sheet 7 of 9





Size	Title: RA051	REV X1.0
	Page Name: <Doc>	
A4		
Date:	Thursday, May 14, 2026	Sheet 9 of 999