














Sheets / Files: P1nxLogic_IVBAlcan_sch Title:			Rev:
Size: A1	Date:	Rev:	
KICad 1.0A, 9.0.0		Ver 1/3	

JTAG Select




JTAG_SEL(DPSW 2)	接続先
0	PIN Header
1(default)	CPLD

INPUTS		Selected Source Pins Connected To Drain Pins (Dx)
EN	SEL	
0	0	S1A connected to D1 S2A connected to D2 S3A connected to D3 S4A connected to D4
0	1	S1B connected to D1 S2B connected to D2 S3B connected to D3 S4B connected to D4
1	X ⁽¹⁾	Hi-Z (OFF)

(1) X denotes don't care.

UART Select



INPUTS		Selected Source Pins Connected To Drain Pins (Dx)
EN	SEL	
0	0	S1A connected to D1 S2A connected to D2 S3A connected to D3 S4A connected to D4
0	1	S1B connected to D1 S2B connected to D2 S3B connected to D3 S4B connected to D4
1	X ⁽¹⁾	Hi-Z (OFF)

(1) X denotes don't care.

UART_SEL(DPSW 3)	接続先	
0	FT232H to ESP-12F	-
1(default)	FT232H to PIN Header	RP2350A to ESP-12F

Sheet: /UART Select/
File: UART Select.kicad_sch

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 9.0.6		Id: 3/3