Preliminaries: Combinational Logic



Chulyun Kim

* This material is based on the lecture slides provided by Morgan Kaufmann

Outline





- Truth Table
- Gates
- Decoder
- Multiplexor
- BUS
- ALU

Truth Table




INPUTS		OUTPUTS					
А	В	AND	NAND	OR	NOR	EXOR	EXNOR
0	0	0	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	0	1	1	0	1	0
1	1	1	0	1	0	0	1





Gates









• XOR: A⊕B



XNOR: A⊕B _



• Example:
$$\overline{\overline{A}+B}$$

How to Implement Output?



	Input			Outpu	t
A	В	С	P	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0

How Make One-Hot



	Input			Output	t
A	В	С	P	Q	R
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	0
0	1	1	0	1	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	1
1	1	1	0	0	0

$$P = \overline{A} \cdot B \cdot \overline{C}$$

How to Make One-Cold




	Input			Output	t
A	В	С	P	Q	R
0	0	0	1	1	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	1	0
1	1	1	1	1	1

$$P = A + \overline{B} + C$$

Disjunctive normal form (DNF)




- Combine one-hot clauses
 - Conjunction of literals → one-hot clause
 - Disjunction of clauses → combine one-hots



Conjunctive normal form (CNF)



- Combine one-cold clauses
 - Disjunction of literals → one-cold clause
 - Conjunction of clauses → combine one-colds



Normal Form



- Conjunctive normal form (CNF)
 - it is a <u>conjunction</u> of one or more <u>clauses</u>, where a clause is a <u>disjunction</u> of <u>literals</u>

$$(A \lor B) \land (\neg B \lor C \lor \neg D) \land (D \lor \neg E)$$


- Disjunctive normal form (DNF)
 - it is a <u>disjunction</u> of one or more <u>clauses</u>, where a clause is a <u>conjunction</u> of <u>literals</u>

$$(A \wedge \neg B \wedge \neg C) \vee (\neg D \wedge E \wedge F)$$

Decoder



- An n-bit input and 2ⁿ outputs
- If the value of the input is *i*, then Out*i* will be true and all other outputs will be false




a. A 3-bit decoder

b. The truth table for a 3-bit decoder

2-bit Decoder





Example




• 3-bit Decoder

Multiplexor



- Selector
 - Its output is one of the inputs that is selected by a control
 - If there are n data inputs, there will need to be log₂nl selector inputs
- 2-input Multiplexor (or 1-bit Multiplexor)


$$-C = (A \cdot S) + (B \cdot S)$$



JOURNAL DING WOMEN'S UNIVERSITY

n-input Multiplexor





Example





4-input (or 2-bit) Multiplexor

BUS



- A collection of data lines that is treated together as a single logical signal
- The term bus is also used to indicate a shared collection of lines with multiple sources





ALU: Arithmetic Logic Unit




- Device that performs
 - Arithmetic operations like addition and subtraction
 - Logical operations like AND and OR

Logical Unit for AND/OR



1-bit Logical Unit for AND/OR



- Example
 - 2-bit Logical Unit for AND/OR

1-bit Adder




Inputs			Outputs		
a	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 _{two}

1-bit Adder



• Sum =
$$(a \cdot \overline{b} \cdot \overline{CarryIn})+\overline{(a \cdot b \cdot \overline{CarryIn})}$$


+ $(a \cdot \overline{b} \cdot \overline{CarryIn})+\overline{(a \cdot b \cdot \overline{CarryIn})}$
= $(a \cdot \overline{b} + \overline{a \cdot b}) \cdot \overline{CarryIn} + \overline{(a \cdot b} + \overline{a \cdot b}) \cdot \overline{CarryIn}$
= $a \oplus b \cdot \overline{CarryIn} + \overline{a \oplus b} \cdot \overline{CarryIn}$
= $(a \oplus b) \oplus \overline{CarryIn}$



1-bit Adder




CarryOut = (a·b·CarryIn) + (a·b·CarryIn)
+ (a·b·CarryIn) + (a·b·CarryIn)
=(a·b + a·b) · CarryIn + a·b·(CarryIn+CarryIn)
=(a⊕b) · CarryIn + a·b




1-but ALU





32-bit ALU

Array of 1-but ALUs




Operation



1-but ALU AND/OR/ADD/NOT






Example



• 2-bit ALU


1-but ALU AND/OR/ADD/NOT/SLT






Final 32-bit ALU





ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR




SOOKMYUNG WOMEN'S UNIVERSITY

Clocks




- Clocks are needed to decide when a state should be updated
 - Free-running signal with a fixed cycle time
- Edge-triggered clocking
 - All state changes occur on a clock edge



S-R Latch




- Set-Reset Latch
 - Unclocked
 - If S=1 (or asserted) and R=0 (or deasserted)
 - Q=1 and $\overline{Q}=0$
 - If S=o and R=1
 - Q=0 and $\overline{Q}=1$
 - If S=o and R=o
 - The last values will continue




D Latch




- A clock input
- The change of state is triggered by the clock
- If clock is deasserted (or o)
 - The last values will continue
- If clock is asserted (or 1)
 - Q will be D
 - $-\bar{Q}$ will be \bar{D}





D flip-flop with a falling edge trigger


Outputs change only on the clock edge








A set of registers that can be read and written



Read





S UNIVERSIT

Write



