Chapter 2
Instructions:
Language of the
Computer



Chulyun Kim

^{*} This material is based on the lecture slides provided by Morgan Kaufmann

§2.1 Introductio

Instruction Set



- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The MIPS Instruction Set



- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes
 B and E

Arithmetic Operations



- Add and subtract, three operands
 - Two sources and one destination
 add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example



• C code:

$$f = (g + h) - (i + j);$$

Compiled MIPS code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```

Register Operands



- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit registers
 - Use for frequently accessed data
 - Numbered o to 31
 - 32-bit (4-byte) data called a "word"
- Assembler names
 - \$to, \$t1, ..., \$t9 for temporary values
 - \$50, \$51, ..., \$57 for saved variables
- Design Principle 2: Smaller is faster
 - Why only 32 registers?
 - c.f. main memory: millions of locations

Register Operand Example



C code:

```
f = (g + h) - (i + j);
-f,...,jin$so,...,$s4
```


Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
```

Memory Operands



- Main memory used for complex data
 - Arrays, structures
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is a long array of bytes
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address



Memory Operand Example 1



C code:

```
g = h + A[8];
```

- g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

```
lw $t0, 32($s3) # load word add $s1, $s2, $t0
```

Memory Operand Example 2



C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```

lw \$t0, 4(\$s0)
add \$t0, \$s2, \$t0
sw \$t0, 8(\$s0)



Registers in processor Memory

| Name | Decimal value |
|------|---------------|
| | |
| \$s0 | 4 |
| \$s1 | -10 |
| \$s2 | 1 |
| \$t0 | 8 |
| | |

| Address | Binary value |
|---------|--------------|
| 0000 | 0000000 |
| 0001 | 0000000 |
| 0002 | 0000000 |
| 0003 | 0000001 |
| 0004 | 0000000 |
| 0005 | 0000000 |
| 0006 | 0000000 |
| 0007 | 0000010 |
| 8000 | 0000000 |
| 0009 | 0000000 |
| 0010 | 0000000 |
| 0011 | 00000101 |
| 0012 | 0000000 |
| 0013 | 00000000 |
| 0014 | 0000000 |
| 0015 | 0000011 |

Registers in processor

| Memory | |
|--------|--|
|--------|--|

| Name | Decimal value |
|------|---------------|
| | |
| \$s0 | |
| \$s1 | |
| \$s2 | |
| \$t0 | |
| | |

| | - |
|---------|--------------|
| Address | Binary value |
| 0000 | |
| 0001 | |
| 0002 | |
| 0003 | |
| 0004 | |
| 0005 | |
| 0006 | |
| 0007 | |
| 8000 | |
| 0009 | |
| 0010 | |
| 0011 | |
| 0012 | |
| 0013 | |
| 0014 | |
| 0015 | |

Registers vs. Memory



- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands



- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Constant operands occur frequently
 - Immediate operand avoids a load instruction

The Constant Zero



- MIPS register o (\$zero) is the constant o
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

Unsigned Binary Integers



Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to $+2^{n} 1$
- Example
 - 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + 1×2^3 + 0×2^2 + 1×2^1 + 1×2^0 = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 32 bits
 - 0 to +4,294,967,295

How to Represent Signed Integer



- Sign and magnitude
- 1's complement
- 2's complement

Sign and Magnitude



- Intuitive but hard to manipulate
- Example

```
- +2: 0000 0000 0000 0000 0000 0000 0010

- -2: 1000 0000 0000 0000 0000 0010

sign magnitude
```

1's Complement



- 1111 1111 1111 1111 1111 1111 1111's complement
- 1's Complement means 1 → 0, 0 → 1
- Easy to make
- Example

2's Complement



- 1 0000 0000 0000 0000 0000 0000 0000's complement
- Get 1's Complement and add 1
- Don't need to differently manipulate negatives
- Example

```
- +2:
             0000 0000 0000 0000 0000 0000 0000 0010
- -2:
                           0000
-+2+(-2):10000000
                       0000
                                0000 0000
                                           0000 0000
- +1:
                  0000
                       0000
                           0000
                                0000 0000
                                           0000
                                                0001
- -1:
- +2 + (-1) : 1 0000
                  0000
                       0000
                           0000
                                0000 0000
                                           0000
                                                0001
-2+(+1):
-2+(-1):11111
```

2's Complement



- Using 32 bits
 - -2,147,483,648 to +2,147,483,647
 - 0000 0000 0000 0000 0000 → 0
 - $-1000\ 0000\ 0000\ 0000\ 0000\ \rightarrow\ -2,147,483,648$

Sign Extension



- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - addi: extend immediate value
 - 1b, 1h: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with os
- Examples: 8-bit to 16-bit

```
-+2: 0000 0010 => 0000 0000 0000 0010
```

-2: 1111 1110 => 1111 1111 1110

Representing Instructions



- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - + \$50 \$57 are reg's 16 23

MIPS R-format Instructions



| ор | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (ooooo for now)
 - funct: function code (extends opcode)

MIPS R-format Example



| ор | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| special | \$s1 | \$s2 | \$t0 | 0 | add |
|---------|-------|-------|-------|-------|--------|
| 0 | 17 | 18 | 8 | 0 | 32 |
| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |

0000 0010 0011 0010 0100 0000 0010 $0000_2 = 02324020_{16}$

Hexadecimal



- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

| 0 | 0000 | 4 | 0100 | 8 | 1000 | С | 1100 |
|---|------|---|------|---|------|---|------|
| 1 | 0001 | 5 | 0101 | 9 | 1001 | d | 1101 |
| 2 | 0010 | 6 | 0110 | а | 1010 | е | 1110 |
| 3 | 0011 | 7 | 0111 | b | 1011 | f | 1111 |

- Example: eca8 6420
 - **1110 1100 1010 1000 0110 0100 0010 0000**

MIPS I-format Instructions



| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

- Immediate arithmetic and load/store instructions
 - rs: source register number
 - rt: destination register number
 - Constant: -2^{15} to $+2^{15}$ 1
 - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

MIPS Machine Language



| Nam e | Format | | | Exam | Commen ts | | | |
|------------|--------|--------|--------|--------|----------------|----------------------|-------|--|
| Name | Format | | | LXaii | pie | | | Collinents |
| add | R | 0 | 18 | 19 | 17 | 0 | 32 | add \$s1,\$s2 ,\$s3 |
| sub | R | 0 | 18 | 19 | 17 | 17 0 34 | | sub \$s1,\$s2 ,\$s3 |
| addi | 1 | 8 | 18 | 17 | | 100 | | addi \$s1,\$s2 ,1 00 |
| lw | 1 | 35 | 18 | 17 | | 100 | | lw \$s1,1 00(\$s2) |
| s w | 1 | 43 | 18 | 17 | | 100 | 10 | sw \$s1,1 00(\$s2) |
| Field size | | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits 5 bits 6 bits | | All MIPS instructions are 32 bits long |
| R-format | R | ор | rs | rt | rd shamt funct | | funct | Arithmetic instruction format |
| I-format | 1 | ор | rs | rt | address | | 20 | Data transfer format |

0109502216

0000 0001 0000 1001 0101 0000 0010 00102


000000 01000 01001 01010 00000 1000102

0 8 9 10 0 34

sub \$t2, \$t0, \$t1

Stored Program Computers





Memory Accounting program (machine code) Editor program (machine code) C compiler (machine code) Payroll data Book text Source code in C for editor program

- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Logical Operations



Instructions for bitwise manipulation

| Operation | С | Java | MIPS |
|-------------|----|------|-----------|
| Shift left | << | << | sll |
| Shift right | >> | >> | srl |
| Bitwise AND | & | & | and, andi |
| Bitwise OR | | | or, ori |
| Bitwise NOT | ~ | ~ | nor |


 Useful for extracting and inserting groups of bits in a word

Shift Operations



| ор | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

- shamt: how many positions to shift
- Shift left (or right) logical
 - Shift left (or right) and fill with o bits
 - sll (or srl) by i bits multiplies (or divides) by 2ⁱ
 sll \$t2, \$s0, 4



\$t2: 0000 0000 0000 0000 0000 0000 1001 0000₂

AND Operations



- Useful to mask bits in a word
 - Select some bits, clear others to o

and \$t0, \$t1, \$t2

| \$t2 | 0000 | 0000 | 0000 | 0000 | 00 | 00 | 11 | 01 | 1100 | 0000 |
|------|------|------|------|------|----|----|----|----|------|------|
| \$t1 | 0000 | 0000 | 0000 | 0000 | 00 | 11 | 11 | 00 | 0000 | 0000 |
| \$t0 | 0000 | 0000 | 0000 | 0000 | 00 | 00 | 11 | 00 | 0000 | 0000 |

OR Operations



- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

| \$t2 | 0000 | 0000 | 0000 | 0000 | 00 | 00 | 11 | 01 | 1100 | 0000 |
|------|------|------|------|------|----|----|----|----|------|------|
| \$t1 | 0000 | 0000 | 0000 | 0000 | 00 | 11 | 11 | 00 | 0000 | 0000 |
| \$t0 | 0000 | 0000 | 0000 | 0000 | 00 | 11 | 11 | 01 | 1100 | 0000 |

NOT Operations



- Useful to invert bits in a word
 - Change o to 1, and 1 to o
- MIPS has NOR 3-operand instruction

```
-a NOR b == NOT (a OR b)
```

nor \$t0, \$t1, \$zero

Register 0: always read as zero

Conditional Operations




- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1


Compiling If Statements



C code:

Compiled MIPS code:





Assembler calculates addresses

Compiling Loop Statements



C code:

```
while (save[i] == k) i += 1;
- i in $s3, k in $s5, address of save in $s6
```


Compiled MIPS code:

```
Loop: sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
bne $t0, $s5, Exit
addi $s3, $s3, 1
j Loop
Exit: ...
```

Basic Blocks



- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations



- Set result to 1 if a condition is true
 - Otherwise, set to o
- slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;
- slti rd, rs, constant
 - if (rs < constant) rd = 1; else rd = 0;
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

Branch Instruction Design



- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
 - Combining with branch involves more work per instruction, requiring a slower clock or taking extra clock cycles
- beq and bne are the common case
- This is a good design compromise

Signed vs. Unsigned




- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

- -slt \$t0, \$s0, \$s1 # signed
 - $-1 < +1 \Rightarrow $t0 = 1$
- -sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$


Procedures






Procedures with parameters







Procedure Calling



- Steps required
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call

Register Usage



- \$a0 \$a3: arguments (reg's 4 7)
- \$vo, \$v1: result values (reg's 2 and 3)
- \$to \$t9: temporaries
 - Can be overwritten by callee
- \$so \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$ra: return address (reg 31)

Procedure Call Instructions



- Procedure call: jump and link jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 jr \$ra
 - Jumps to address in \$ra
 - Copies \$ra to program counter

Procedure Example



• C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$so (hence, need to save \$so on stack)
- Result in \$vo

Procedure Example



• MIPS code:

| <pre>leaf_example:</pre> | | | | | | | | |
|--------------------------|---------------|---------------|--------|--|--|--|--|--|
| addi | \$sp, | \$sp, | -4 | | | | | |
| SW | \$s0, | 0(\$sp | o) | | | | | |
| add | \$t0, | \$a0, | \$a1 | | | | | |
| add | \$t1, | \$a2, | \$a3 | | | | | |
| sub | \$s0, | \$t0, | \$t1 | | | | | |
| add | \$ v0, | \$s0 , | \$zero | | | | | |
| ٦w | \$s0, | 0(\$sp | o) | | | | | |
| addi | \$sp, | \$sp, | 4 | | | | | |
| jr | \$ra | - | | | | | | |

Save \$s0 on stack

Procedure body

Result


Restore \$s0

Return

Memory Layout



- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - + \$gp initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Character Data



- ASCII: Byte-encoded character set
 - American Standard Code for Information Interchange
 - 128 characters
 - 95 graphic, 33 control
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols

Byte/Halfword Operations



- Could use bitwise operations
- MIPS byte/halfword load/store
 - lb rd, offset(rs) lh rd, offset(rs)
 - Sign extend to 32 bits in rt
 - lbu rd, offset(rs) lhu rd, offset(rs)
 - Zero extend to 32 bits in rt
 - sb rd, offset(rs) sh rd, offset(rs)
 - The right most byte or halfword of rt

String Copy Example



- C code (naïve):
 - Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$ao, \$a1
- i in \$50





MIPS code:

```
strcpy:
   addi $sp, $sp, -4
                          # adjust stack for 1 item
        $s0, 0($sp)
                          # save $s0
    SW
   add $s0, $zero, $zero # i = 0
L1: add $t1, $s0, $a1
                          # addr of y[i] in $t1
                          # $t2 = y[i]
   1bu $t2, 0($t1)
                          # addr of x[i] in $t3
   add $t3, $s0, $a0
                          \# x[i] = y[i]
   sb $t2, 0($t3)
    beq $t2, $zero, L2
                          # exit loop if y[i] == 0
   addi $s0, $s0, 1
                          \# i = i + 1
                          # next iteration of loop
        L1
L2: lw $s0, 0($sp)
                          # restore saved $s0
   addi $sp, $sp, 4
                          # pop 1 item from stack
                          # and return
    jr
        $ra
```

Jump Addressing



- Jump (j) targets could be anywhere in text segment
 - Encode full address in instruction

| ор | address |
|--------|---------|
| 6 bits | 26 bits |

- (Pseudo)Direct jump addressing
 - Target address = $PC_{31...28}$: (address × 4)

Branch Addressing



- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

- PC-relative addressing
 - Target address = PC + offset × 4
 - PC already incremented by 4 by this time

Target Addressing Example



- Loop code from earlier example
 - Assume Loop at location 80000

| Loop: | s11 | \$t1, | \$s3, | 2 | 80000 | 0 | 0 | 19 | 9 | 4 | 0 |
|-------|------|-------|-------|--------------|-------|----|-------|----|---------------------------------------|---|----|
| | add | \$t1, | \$t1, | \$ s6 | 80004 | 0 | 9 | 22 | 9 | 0 | 32 |
| | ٦w | \$t0, | 0(\$t | 1) | 80008 | 35 | 9 | 8 | | 0 | |
| | bne | \$t0, | \$s5, | Exit | 80012 | 5 | 8. | 21 | **** | 2 | |
| | addi | \$s3, | \$s3, | 1 | 80016 | 8 | 19 | 19 | N N N N N N N N N N N N N N N N N N N | 1 | |
| | j | Loop | | | 80020 | 2 | 20000 | | | | |
| Exit: | | | | | 80024 | | | | | | |


Branching Far Away



- If branch target is too far to encode with 16bit offset, assembler rewrites the code
- Example


Addressing Mode Summary





Translation and Startup







Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 bne $at, $zero, L
```

– \$at (register 1): assembler temporary

Producing an Object Module



- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Linking Object Modules



- Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

Loading a Program



- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including \$sp, \$fp, \$gp)
 - 6. Jump to startup routine
 - Copies arguments to \$ao, ... and calls main
 - When main returns, do exit syscall

Dynamic Linking



- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions

Lazy Linkage




Indirection table


Stub: Loads routine ID, Jump to linker/loader

Linker/loader code

Dynamically mapped code




a. First call to DLL routine



b. Subsequent calls to DLL routine

Starting Java Applications





C Sort Example



- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(int v[], int k)
{
   int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
- v in $ao, k in $a1, temp in $to
```

SOOKMYUNG WOMEN'S UNIVERSITY





The Sort Procedure in C



Non-leaf (calls swap)

v in \$a0, k in \$a1, i in \$s0, j in \$s1

The Procedure Body



| | move | \$s2, | \$a0 | # save \$a0 into \$s2 | Move |
|----------|------|-------|--------------------------|--|-------------|
| | move | \$s3, | \$a1 | # save \$a1 into \$s3 | params |
| | move | \$s0, | \$zero | # i = 0 | |
| for1tst: | slt | \$t0, | \$s0, \$s3 | # $t0 = 0$ if $s0 \ge s3$ (i $\ge n$) | Outer loop |
| | beq | \$t0, | <pre>\$zero, exit1</pre> | # go to exit1 if $s0 \ge s3$ ($i \ge n$) | |
| | addi | \$s1, | \$s0, −1 | # j = i - 1 | |
| for2tst: | slti | \$t0, | \$s1, 0 | # \$t0 = 1 if \$s1 < 0 (j < 0) | |
| | bne | \$t0, | <pre>\$zero, exit2</pre> | # go to exit2 if \$s1 < 0 (j < 0) | |
| | s11 | \$t1, | \$s1, 2 | # \$t1 = j * 4 | Inner loop |
| | add | \$t2, | \$s2, \$t1 | # \$t2 = v + (j * 4) | Tillel 100b |
| | ٦w | \$t3, | 0(\$t2) | # \$t3 = v[j] | |
| | ٦w | \$t4, | 4(\$t2) | # \$t4 = v[j + 1] | |
| | slt | \$t0, | \$t4, \$t3 | # $$t0 = 0 \text{ if } $t4 \ge $t3$ | |
| | beq | \$t0, | <pre>\$zero, exit2</pre> | # go to exit2 if \$t4 ≥ \$t3 | |
| | move | \$a0, | \$s2 | <pre># 1st param of swap is v (old \$a0)</pre> | Pass |
| | move | \$a1, | \$s1 | # 2nd param of swap is j | params |
| | jal | swap | | # call swap procedure | & call |
| | addi | \$s1, | \$s1, -1 | # j -= 1 | |
| | j | for2t | st | <pre># jump to test of inner loop</pre> | Inner loop |
| exit2: | addi | \$s0, | \$s0, 1 | # i += 1 | |
| | j | for1t | st | <pre># jump to test of outer loop</pre> | Outer loop |







```
# make room on stack for 5 registers
        addi $sp,$sp, -20
sort:
        sw $ra, 16($sp)
                              # save $ra on stack
        sw $s3,12($sp)
                              # save $s3 on stack
        sw $s2, 8($sp)
                             # save $s2 on stack
        sw $s1, 4($sp)
                             # save $s1 on stack
        sw $s0, 0(\$sp)
                              # save $s0 on stack
                              # procedure body
        exit1: lw $s0, 0($sp)
                              # restore $s0 from stack
        lw $s1, 4($sp)
                              # restore $s1 from stack
        lw $s2, 8($sp)
                             # restore $s2 from stack
        lw $s3,12($sp) # restore $s3 from stack
        lw $ra,16($sp)
                              # restore $ra from stack
        addi $sp,$sp, 20
                              # restore stack pointer
        ir $ra
                              # return to calling routine
```


Effect of Compiler Optimization




Compiled with gcc for Pentium 4 under Linux










Effect of Language and Algorithm



Lessons Learnt



- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

Arrays vs. Pointers



- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

Example: Clearing and Array



```
clear1(int array[], int size) {
                                         clear2(int *array, int size) {
 int i;
                                           int *p;
 for (i = 0; i < size; i += 1)
                                           for (p = \&array[0]; p < \&array[size];
   array[i] = 0;
                                                p = p + 1
                                             *p = 0:
      move $t0,$zero
                       \# i = 0
                                                move t0,a0 # p = & array[0]
loop1: sll $t1,$t0,2  # $t1 = i * 4
                                                s11 $t1,$a1,2 # $t1 = size * 4
      add $t2,$a0,$t1 # $t2 =
                                                add t2,a0,t1 # t2 =
                       # &array[i]
                                                                   &array[size]
                                                                #
      sw zero, 0(t2) # array[i] = 0
                                         loop2: sw zero,0(t0) # Memory[p] = 0
      addi t0,t0,1 # i = i + 1
                                                addi t0,t0,4 \# p = p + 4
      s1t $t3,$t0,$a1 # $t3 =
                                                s1t $t3,$t0,$t2 # $t3 =
                          (i < size)
                                                                #(p<&array[size])</pre>
      bne $t3,$zero,loop1 # if (...)
                                                bne $t3,$zero,loop2 # if (...)
                          # goto loop1
                                                                    # goto loop2
```

Comparison of Array vs. Ptr



- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer

ARM & MIPS Similarities


減

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

| | ARM | MIPS | |
|-----------------------|------------------|------------------|--|
| Date announced | 1985 | 1985 | |
| Instruction size | 32 bits 32 bits | | |
| Address space | 32-bit flat | 32-bit flat | |
| Data alignment | Aligned | Aligned | |
| Data addressing modes | 9 | 3 | |
| Registers | 15 × 32-bit | t 31 × 32-bit | |
| Input/output | Memory mapped | Memory mapped | |

Instruction Encoding





The Intel x86 ISA



- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments

The Intel x86 ISA



- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions


The Intel x86 ISA



- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success

x86 Instruction Encoding





- Variable length encoding
 - Postfix bytes specify addressing mode
 - Prefix bytes modify operation
 - Operand length, repetition, locking, ...

Implementing IA-32



- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1–many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

Fallacies




- Powerful instruction ⇒ higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity

Fallacies



- Backward compatibility ⇒ instruction set doesn't change
 - But they do accrete more instructions



Pitfalls



- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped

Concluding Remarks



- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - -c.f. x86





- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

| Instruction class | MIPS examples | SPEC2006 Int | SPEC2006 FP |
|-------------------|--------------------------------------|--------------|-------------|
| Arithmetic | add, sub, addi | 16% | 48% |
| Data transfer | lw, sw, lb, lbu, lh, lhu, sb, lui | 35% | 36% |
| Logical | and, or, nor, andi, ori, sll, srl | 12% | 4% |
| Cond. Branch | beq, bne, slt, slti, sltiu | 34% | 8% |
| Jump | j, jr, jal | 2% | 0% |

SOOKMYUNG WOMEN'S UNIVERSITY