Chapter 6. Parallel Processors



Chulyun Kim

* This material is based on the lecture slides provided by Morgan Kaufmann

Introduction

- Goal: connecting multiple computers to get higher performance
 - Multiprocessors
 - Scalability
- Task-level (process-level) parallelism
 - High throughput for independent jobs
- Parallel processing program
 - Single program run on multiple processors
- Multicore microprocessors
 - Chips with multiple processors (cores)

Hardware and Software



- Hardware
 - Serial: e.g., Pentium 4
 - Parallel: e.g., quad-core Xeon e5345
- Software
 - Sequential: e.g., matrix multiplication
 - Concurrent: e.g., operating system
- Sequential/concurrent software can run on serial/parallel hardware
 - Challenge: making effective use of parallel hardware

Parallel Programming



- Parallel software is the problem
- Need to get significant performance improvement
 - Otherwise, just use a faster uniprocessor, since it's easier!
- Difficulties
 - Partitioning
 - Coordination
 - Communications overhead

Amdahl's Law



- Sequential part can limit speedup
- Example: 100 processors, 90× speedup?

$$-T_{\text{new}} = T_{\text{parallelizable}}/100 + T_{\text{sequential}}$$

$$-Speedup = \frac{1}{(1 - F_{\text{parallelizable}}) + F_{\text{parallelizable}}/100} = 90$$

- Solving: F_{parallelizable} = 0.999
- Need sequential part to be 0.1% of original time

Scaling Example



- Workload: sum of 10 scalars, and 10 × 10 matrix sum
 - Speed up from 10 to 100 processors
- Single processor: Time = $(10 + 100) \times t_{add}$
- 10 processors
 - Time = 10 \times t_{add} + 100/10 \times t_{add} = 20 \times t_{add}
 - Speedup = 110/20 = 5.5 (55% of potential)
- 100 processors
 - Time = 10 \times t_{add} + 100/100 \times t_{add} = 11 \times t_{add}
 - Speedup = 110/11 = 10 (10% of potential)
- Assumes load can be balanced across processors

Scaling Example (cont)



- What if matrix size is 100 × 100?
- Single processor: Time = (10 + 10000) × t_{add}
- 10 processors
 - Time = 10 \times t_{add} + 10000/10 \times t_{add} = 1010 \times t_{add}
 - Speedup = 10010/1010 = 9.9 (99% of potential)
- 100 processors
 - Time = 10 \times t_{add} + 10000/100 \times t_{add} = 110 \times t_{add}
 - Speedup = 10010/110 = 91 (91% of potential)
- Assuming load balanced

Instruction and Data Streams



An alternate classification

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345

- SPMD: Single Program Multiple Data
 - A parallel program on a MIMD computer
 - Conditional code for different processors

Example: $(Y = a \times X + Y)$



Conventional MIPS code

```
1.d $f0,a($sp)
                             ;load scalar a
addiu r4,$s0,#512
loop: l.d $f2,0($s0)
                             ;upper bound of what to load
                             :load x(i)
      mul.d $f2,$f2,$f0
                             ; a \times x(i)
      1.d $f4,0($s1)
                             ;load y(i)
      add.d $f4,$f4,$f2
                             ;a \times x(i) + y(i)
                             :store into y(i)
      s.d. $f4,0($s1)
      addiu $s0,$$0,#8
                             ;increment index to x
      addiu $s1,$s1,#8
                             ; increment index to y
      subu $t0,r4,$s0
                             ;compute bound
             $t0,$zero,loop; check if done
      bne
```

Vector MIPS code

```
$f0,a($sp)
l.d
                    :load scalar a
       $v1,0($s0)
                    :load vector x
1v
mulvs.d $v2,$v1,$f0
                    ;vector-scalar multiply
  $v3,0($s1)
1_{\rm V}
                    ;load vector y
addv.d $v4,$v2,$v3
                    ;add y to product
       $v4.0($s1)
                    store the result
SV
```

Vector Processors




- Stream data from/to vector registers to units
 - Data collected from memory into registers
 - Results stored from registers to memory
- Example: Vector extension to MIPS
 - 32 × 64-element registers (64-bit elements)
 - Vector instructions
 - 1v, sv: load/store vector
 - addv.d: add vectors of double
 - addvs.d: add scalar to each element of vector of double

Vector vs. Scalar



- Vector architectures and compilers
 - Simplify data-parallel programming
 - Explicit statement of absence of loop-carried dependences
 - Avoid control hazards by avoiding loops



SIMD



- Operate elementwise on vectors of data
 - E.g., MMX and SSE instructions in x86
 - Multiple data elements in 128-bit wide registers
- All processors execute the same instruction at the same time
 - Each with different data address, etc.
- Simplifies synchronization
- Reduced instruction control hardware
- Works best for highly data-parallel applications

Multithreading



- Performing multiple threads of execution in parallel
 - Replicate registers, PC, etc.
 - Fast switching between threads
- Fine-grain multithreading
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed
- Coarse-grain multithreading
 - Only switch on long stall (e.g., L2-cache miss)
 - Simplifies hardware, but doesn't hide short stalls (eg, data hazards)


Simultaneous Multithreading



- In multiple-issue dynamically scheduled processor
 - Schedule instructions from multiple threads
 - Instructions from independent threads execute when function units are available
 - Within threads, dependencies handled by scheduling and register renaming
- Example: Intel Pentium-4 HT
 - Two threads: duplicated registers, shared function units and caches

Multithreading Example






History of GPUs



- Early video cards
 - Frame buffer memory with address generation for video output
- 3D graphics processing
 - Originally high-end computers (e.g., SGI)
 - Moore's Law ⇒ lower cost, higher density
 - 3D graphics cards for PCs and game consoles
- Graphics Processing Units
 - Processors oriented to 3D graphics tasks
 - Vertex/pixel processing, shading, texture mapping, rasterization

Graphics in the System






GPU Architectures



- Processing is highly data-parallel
 - GPUs are highly multithreaded
 - Use thread switching to hide memory latency
 - Less reliance on multi-level caches
 - Graphics memory is wide and high-bandwidth
- Trend toward general purpose GPUs
 - Heterogeneous CPU/GPU systems
 - CPU for sequential code, GPU for parallel code
- Programming languages/APIs
 - DirectX, OpenGL
 - C for Graphics (Cg), High Level Shader Language (HLSL)
 - Compute Unified Device Architecture (CUDA)

Example: NVIDIA Tesla






Example: NVIDIA Tesla



- Streaming Processors
 - Single-precision FP and integer units
 - Each SP is fine-grained multithreaded
- Warp: group of 32 threads
 - Executed in parallel,
 SIMD style
 - 8 SPs× 4 clock cycles
 - Hardware contexts for 24 warps
 - Registers, PCs, ...







- Don't fit nicely into SIMD/MIMD model
 - Conditional execution in a thread allows an illusion of MIMD
 - But with performance degredation
 - Need to write general purpose code with care

	Static: Discovered at Compile Time	Dynamic: Discovered at Runtime
Instruction-Level Parallelism	VLIW	Superscalar
Data-Level Parallelism	SIMD or Vector	Tesla Multiprocessor

Putting GPUs into Perspective

Feature	Multicore with SIMD	GPU
SIMD processors	4 to 8	8 to 16
SIMD lanes/processor	2 to 4	8 to 16
Multithreading hardware support for SIMD threads	2 to 4	16 to 32
Typical ratio of single precision to double-precision performance	2:1	2:1
Largest cache size	8 MB	0.75 MB
Size of memory address	64-bit	64-bit
Size of main memory	8 GB to 256 GB	4 GB to 6 GB
Memory protection at level of page	Yes	Yes
Demand paging	Yes	No
Integrated scalar processor/SIMD processor	Yes	No
Cache coherent	Yes	No

Fallacies



- Amdahl's Law doesn't apply to parallel computers
 - Since we can achieve linear speedup
 - But only on applications with weak scaling
- Peak performance tracks observed performance
 - Marketers like this approach!
 - But compare Xeon with others in example
 - Need to be aware of bottlenecks

Pitfalls



- Not developing the software to take account of a multiprocessor architecture
 - Example: using a single lock for a shared composite resource
 - Serializes accesses, even if they could be done in parallel
 - Use finer-granularity locking

Concluding Remarks

- in the second se
- Goal: higher performance by using multiple processors
- Difficulties
 - Developing parallel software
 - Devising appropriate architectures
- SaaS importance is growing and clusters are a good match
- Performance per dollar and performance per Joule drive both mobile and WSC