
CSE 331/503 Computer Organization Homework 3 – ALU with Multiplication Design

Yunus Emre Yumşak 1801042659



product 525,50 232 reset								
reset	000	001	011	010	100	101	111	110
000	0,	1	1	0	0	0	0	1
001	0	1	1	0	0	0	0	0
011.	0	1	01	0	1	0	0	0
010	0	1	1	0	1	0	0	11
100	6	1	i	0	0	0	0	1
101	6	1	1	6	0	0	0	0
[1]	0	1	01	0	1-6	0	0	0
110	0	1	1	0	1	0	0	1
N ₄	= 5,	Sn + S.	515	1(,32)	+ 5,5,5	o (reset)'	175

32 30 + 323, 30 (000) 101


1	000	001	011		1	101	1	(10)
000	0	0	0	010	000	0	0	11
001	0	0	0	1	0	0	0	0
	0	0	0	1		0	0	0
010	0	0	0	1		0	0	11
	0	0	0	11	0	0	0	11
100	0	0	0		0	0	0	0
111	0	0	0			0	0	0
197	0	1						11
110	0	10	D	1	11	0	0	1
A	1	(101)	1)+5	S- (see	11 + 52	's. So'		

 $N_2 = S_2 S_1 S_0 (232) + S_1 S_0 (reset) + S_2 S_1$


Truth table											
S ₂	5,	So	product	L32	resef	N ₂		No	shift Ri	ght	write
00000	0 0 0 1 1 0 0 1 1	0 1 0 0 0 0	×01 × × × × ×	X	× × × × × × × × × × × × × × × × × × ×	000-000	0 0 0	000000	0001100000		0000 - 0000
$N_{0} = S_{2} S_{1} S_{0} + S_{2} S_{1} S_{0} (product) + S_{2} S_{1} S_{0} ((32))$ $N_{1} = S_{2} S_{1} S_{0} (product) + S$											

I couldn't understand how to implement par1 in verilog, thus my alu32 does not have mult32.v.


half adder testbench



full_adder_testbench




adder32_testbench




myXor testbench

```
▽ Value
                       Mode
₹ Name
                     Kind
⊕ ♦ R
⊕ ♦ B
                     Net
                       Out
                     Net
H
        Net
Transcript =
                                                    -
add wave -position end sim:/myXor_testbench/a
VSIM 62> step -current
time = 40, a =00000000000000001111111111111111, b=0000000000000000000000, res=0000000000000111111111111111111
VSIM 63>
```


half subtractor testbench




full_subtractor_testbench




subtractor32 testbench



setLessThan testbench




myNor testbench




myAnd_testbench




myOr_testbench



mux8x3 testbench



alu32_testbench



aluop=011 does not work because mult32.v does not exist.