


Jason Mars

# The Memory Subsystem



• Memory hierarchies take advantage of memory locality.

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - -- near in time => we will often access the same data
     again very soon
  - -- near in space/distance => our next access is often very close to our last access (or recent accesses).

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - -- near in space/distance => our next access is often very close to our last access (or recent accesses).

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - Spacial Locality -- near in space/distance => our next access is often very close to our last access (or recent accesses).

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - Spacial Locality -- near in space/distance => our next access is often very close to our last access (or recent accesses).

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - Spacial Locality -- near in space/distance => our next access is often very close to our last access (or recent accesses).

- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - Spacial Locality -- near in space/distance => our next access is often very close to our last access (or recent accesses).


- Memory hierarchies take advantage of memory locality.
- Memory locality is the principle that future memory accesses are near past accesses.
- Memories take advantage of two types of locality
  - Temporal Locality -- near in time => we will often access the same data again very soon
  - Spacial Locality -- near in space/distance => our next access is often very close to our last access (or recent accesses).


## Locality and Cacheing


- Memory hierarchies exploit locality by cacheing (keeping close to the processor) data likely to be used again.
- This is done because we can build large, slow memories and small, fast memories, but we can't build large, fast memories.
- If it works, we get the illusion of SRAM access time with disk capacity

SRAM access times are ~1ns at cost of \$2000 to \$5000 per Gbyte. DRAM access times are ~70ns at cost of \$20 to \$75 per Gbyte. Disk access times are 5 to 20 million ns at cost of \$.20 to \$2 per Gbyte.


# Typical Memory Hierarchy








cache hit -- an access where the data is found in the cache.



cache hit -- an access where the data is found in the cache.


cache miss -- an access which isn't



cache hit -- an access where the data is found in the cache.

cache miss -- an access which isn't

hit time -- time to access the cache




cache hit -- an access where the data is found in the cache.

cache miss -- an access which isn't

hit time -- time to access the cache

hit ratio -- percentage of time the data is found in the cache




cache hit -- an access where the data is found in the cache.

cache miss -- an access which isn't

hit time -- time to access the cache

hit ratio -- percentage of time the data is found in the cache

miss penalty -- time to move data from further level to closer, then to cpu



cache hit -- an access where the data is found in the cache.


cache miss -- an access which isn't

hit time -- time to access the cache


hit ratio -- percentage of time the data is found in the cache

miss penalty -- time to move data from further level to closer, then to cpu


miss ratio -- (1 - hit ratio)




 cache block size or cache line size -- the amount of data that gets transferred on a cache miss.




- cache block size or cache line size -- the amount of data that gets transferred on a cache miss.
- instruction cache -- cache that only holds instructions.



- cache block size or cache line size -- the amount of data that gets transferred on a cache miss.
- instruction cache -- cache that only holds instructions.
- data cache -- cache that only caches data.




- cache block size or cache line size -- the amount of data that gets transferred on a cache miss.
- instruction cache -- cache that only holds instructions.
- data cache -- cache that only caches data.
- unified cache -- cache that holds both.




## Caching Issues

- On a memory access -
  - How do I know if this is a hit or miss?
- On a cache miss
  - where to put the new data?
  - what data to throw out?
  - how to remember what data this is?




address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called \_\_\_\_\_\_
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (


address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



can hold any word.


- 4 00000100
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:		
4	00000100	
8	00001000	
12	00001100	
4	00000100	
8	00001000	
20	00010100	
4	00000100	
8	00001000	
20	00010100	
24	00011000	
12	00001100	
8	00001000	
4	00000100	




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:		
4	00000100	
8	00001000	
12	00001100	
4	00000100	
8	00001000	
20	00010100	
4	00000100	
8	00001000	
20	00010100	
24	00011000	
12	00001100	
8	00001000	
4	00000100	




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- 4 entries, each block holds one word, any block can hold any word.
- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (

address str	ring:
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (Least Recently Used).

address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (Least Recently Used).


address string:	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100




- A cache that can put a line of data anywhere is called <u>Fully Associative</u>
- The most popular replacement strategy is LRU (Least Recently Used).




- A cache that can put a line of data in exactly one place is called \_\_\_\_\_\_
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?




- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?



- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?



- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?



- A cache that can put a line of data in exactly one place is called <u>Direct Mapped</u>
- Advantages/disadvantages vs. fully-associative?

# address string:4 000001008 00001000

O	00001000
12	00001100
$\boldsymbol{\varDelta}$	00000100

8	00001000
20	00010100

4 00000100

8 00001000


20 00010100

24 00011000

12 00001100

8 00001000


4 00000100



- A cache that can put a line of data in exactly n places is called \_\_\_\_\_\_\_\_.
- The cache lines/blocks that share the same index are a cache \_\_\_\_\_\_.

#### address string:


4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called <a href="mailto:n-way set-associative">n-way set-associative</a>
- The cache lines/blocks that share the same index are a cache \_\_\_\_\_\_.

#### address string:

	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_set


00011000

00001100

00001000

00000100

# address string: 4 00000100 8 00001100 12 00001100 4 00000100 8 00001010 20 00010100 4 00000100 8 00001000 20 00010100 20 00010100



4 entries, each block holds one word, each word in memory maps to one of a set of *n* cache lines

- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_set


24

12

8

#### address string:


<u> </u>	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


waar voo suring.		
4	00000100	
8	00001000	
12	00001100	
4	00000100	
8	00001000	
20	00010100	
4	00000100	
8	00001000	
20	00010100	
24	00011000	
12	00001100	
8	00001000	
4	00000100	



- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set

#### address string:


***************************************	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_set

#### address string:


	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set


#### address string:

	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- A cache that can put a line of data in exactly n places is called n-way set-associative
- The cache lines/blocks that share the same index are a cache \_\_\_\_set

# Longer/Larger Cache Blocks



(this cache is twice the total size of the prior caches).

- Large cache blocks take advantage of \_\_\_\_\_\_\_.
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

00001000

00000100

8

# Longer/Larger Cache Blocks

<u>address st</u>	tring:			
4	00000100			
8	00001000	00000100	tag	data
12	00001100			
4	00000100	·		
8	00001000	_		
20	00010100			
4	00000100			
8	00001000	L		
20	00010100			

4 entries, each block holds two words, each word

(this cache is twice the total size of the prior caches).

in memory maps to exactly one cache location

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

00011000

00001100

00001000

00000100

24

12

8

# Longer/Larger Cache Blocks

addiess sti	<u>5.</u>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100


address string:

24

12

8

4



4 entries, each block holds two words, each word in memory maps to exactly one cache location (this cache is twice the total size of the prior caches).

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space


00011000

00001100

00001000

#### address string:


	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space


#### address string:

4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100



- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space


#### address string:



4 entries, each block holds two words, each word in memory maps to exactly one cache location (this cache is twice the total size of the prior caches).

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

<u>address</u>	string:	
4	00000100	
8	00001000	0000010
12	00001100	L_ <del>00</del>
4	00000100	00
8	00001000	01
20	00010100	10
4	00000100	11
8	00001000	
20	00010100	
24	00011000	
12	00001100	
8	00001000	



4 entries, each block holds two words, each word in memory maps to exactly one cache location (this cache is twice the total size of the prior caches).

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

00000100

4

address	str	<u> 1ng:</u>
4		000

4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100

00000100	tag	0	data 1
L <sub>00</sub>	000	Mem(000000)	Mem(000001)
01			
10			
11			

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

address	string:

4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100

00000100	tag	0	data 1
L <sub>00</sub>	000	Mem(000000)	Mem(000001)
01			
10			
11			

- Large cache blocks take advantage of **Spacial Locality**.
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

addres	ss st	<u>ring:</u>

-	
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100

00000100	tag	0	data 1
L <sub>00</sub>	000	Mem(000000)	Mem(000001)
01	000		
10			
11			

- Large cache blocks take advantage of **Spacial Locality**.
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space


add	ress	string	•

	<del></del>
4	00000100
8	00001000
12	00001100
4	00000100
8	00001000
20	00010100
4	00000100
8	00001000
20	00010100
24	00011000
12	00001100
8	00001000
4	00000100

0000010	0 tag	0	data 1
L <sub>00</sub>	000	Mem(000000)	Mem(000001)
01	000	Mem(000010)	Mem(000011)
10			
11			

- Large cache blocks take advantage of Spacial Locality
- Too large of a block size can waste cache space.
- Longer cache blocks require less tag space

#### Block Size and Miss Rate



Cache size = Number of sets \* block size \* associativity

-128 blocks, 32-byte block size, direct mapped, size =

-128 KB cache, 64-byte blocks, 512 sets, associativity = ?

Cache size = Number of sets \* block size \* associativity

-128 blocks, 32-byte block size, direct mapped, size =

 $128 \times 32 = 4096 \text{ bytes} = 4\text{mb}$ 

-128 KB cache, 64-byte blocks, 512 sets, associativity = ?

Cache size = Number of sets \* block size \* associativity

-128 blocks, 32-byte block size, direct mapped, size =

 $128 \times 32 = 4096 \text{ bytes} = 4\text{mb}$ 

-128 KB cache, 64-byte blocks, 512 sets, associativity = ?

131072 bytes / 512 = 256 bytes/set

Cache size = Number of sets \* block size \* associativity

-128 blocks, 32-byte block size, direct mapped, size =


 $128 \times 32 = 4096 \text{ bytes} = 4\text{mb}$ 

-128 KB cache, 64-byte blocks, 512 sets, associativity = ?

131072 bytes / 512 = 256 bytes/set 256 bytes / 64 byte = 4 blocks/set = 4-way


#### A Cache Access

- 1. Use index and tag to access cache and determine hit/miss.
- 2. If hit, return requested data.
- 3. If miss, select a cache block to be replaced, and access memory or next lower cache (possibly stalling the processor).
  - · load entire missed cache line into cache
  - return requested data to CPU (or higher cache)
- 4. If next lower memory is a cache, goto step 1 for that cache.




## Accessing a Sample Cache

• 16 KB cache, direct-mapped, 64-byte cache block size



#### Accessing a Sample Cache

• 32 KB cache, 2-way set-associative, 16-byte block size



#### Associative Caches

- Higher hit rates, but...
- longer access time (longer to determine hit/miss, more muxing of outputs)
- more space (longer tags compared to DM)
  - 2-way extra 1 bit
  - 4-way extra 2 bits

- Keep memory and cache identical?
- => all writes go to both cache and main memory
- => writes go only to cache. Modified cache lines are written back to memory when the line is replaced.
- Make room in cache for store miss?
- => on a store miss, bring written line into the cache
- => on a store miss, ignore cache

- Keep memory and cache identical?
- Write-through => all writes go to both cache and main memory
- => writes go only to cache. Modified cache lines are written back to memory when the line is replaced.
- Make room in cache for store miss?
- => on a store miss, bring written line into the cache
- => on a store miss, ignore cache

- Keep memory and cache identical?
- Write-through => all writes go to both cache and main memory
- Write-back => writes go only to cache. Modified cache lines are written back to memory when the line is replaced.
- Make room in cache for store miss?
- => on a store miss, bring written line into the cache
- => on a store miss, ignore cache


- Keep memory and cache identical?
- Write-through => all writes go to both cache and main memory
- Write-back => writes go only to cache. Modified cache lines are written back to memory when the line is replaced.
- Make room in cache for store miss?
- Write-allocate => on a store miss, bring written line into the cache
- => on a store miss, ignore cache

- Keep memory and cache identical?
- Write-through => all writes go to both cache and main memory
- Write-back => writes go only to cache. Modified cache lines are written back to memory when the line is replaced.
- Make room in cache for store miss?
- Write-allocate => on a store miss, bring written line into the cache
- Write-around => on a store miss, ignore cache

#### The Three C's

- Compulsory (or cold-start) misses
  - first access to the data.
- Capacity misses
  - · we missed only because the cache isn't big enough.
- Conflict misses
  - we missed because the data maps to the same line as other data that forced it out of the cache.

#### Modern Caches



• Caches give illusion of a large, cheap memory with the access time of a fast, expensive memory.

- Caches give illusion of a large, cheap memory with the access time of a fast, expensive memory.
- Caches take advantage of memory locality, specifically temporal locality and spatial locality.

- Caches give illusion of a large, cheap memory with the access time of a fast, expensive memory.
- Caches take advantage of memory locality, specifically temporal locality and spatial locality.
- Cache design presents many options (block size, cache size, associativity, write policy) that an architect must combine to minimize miss rate and access time to maximize performance