



Jason Mars


Evolution of Our CPU: Single Cycle




Evolution of Our CPU: Multi Cycle












•Multiple Cycle CPU






•Multiple Cycle CPU





Pipelined CPU


Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Cycle 8




•Multiple Cycle CPU










•Multiple Cycle CPU










•Multiple Cycle CPU








•Multiple Cycle CPU





Higher maximum throughput

- Higher maximum throughput
- Higher utilization of CPU resources

- Higher maximum throughput
- Higher utilization of CPU resources

Higher maximum throughput


Higher utilization of CPU resources

But, more complicated datapath, more complex control


A Pipelined Datapath

- IF: Instruction fetch
- ID: Instruction decode and register fetch
- EX: Execution and effective address calculation
- MEM: Memory access
- WB: Write back


A Rough View of the Datapath




Execution in Pipelined Datapath





Execution in Pipelined Datapath



| | CC1 | CC2 | CC3 | CC4 | CC5 | CC6 |
|-----|-----|---------------------|----------------------|---------------------|---------------------|---------------------|
| | | | | | | |
| 1w | | | | | | |
| add | | | | | | |
| | | | ! | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |








Pipeline Principles

- All instructions that share a pipeline should have the same stages in the same order.
 - therefore, add does nothing during Mem stage
 - sw does nothing during WB stage
- All intermediate values must be latched each cycle.
- There is no functional block reuse



Pipelined Datapath


Instruction Fetch

Decode /
Reg. Fetch


Execute

Memory

Write-back



Pipelined Datapath




Instruction Fetch

Decode /
Reg. Fetch

Execute

Memory

Write-back



Instruction Fetch


Decode /
Reg. Fetch

Execute

Memory

Write-back

add \$10, \$1, \$2



Instruction Fetch


Decode /
Reg. Fetch

Execute

Memory

Write-back

add \$10, \$1, \$2



Instruction Fetch


Decode /
Reg. Fetch


Execute


Memory


Write-back


add \$10, \$1, \$2
































Instruction Fetch


Decode /
Reg. Fetch

Execute

Memory

Write-back

sub \$15, \$4, \$1



Instruction Fetch


Decode /
Reg. Fetch

Execute

Memory

Write-back

sub \$15, \$4, \$1




Instruction Fetch

Decode /
Reg. Fetch

Execute

Memory

Write-back




Instruction Fetch

Decode /
Reg. Fetch


Execute

Memory


Write-back



Pipeline with Controls



Pipeline with Controls





But...


Pipeline Control


- FSM not really appropriate.
- Combinational logic!
 - signals generated once, but follow instruction through the pipeline


Pipeline Control


















Pipeline Control Signals


| | Execution Stage Control Lines | | | | Memory Stage Control Lines | | | Write Back Stage Control | |
|-------------|-------------------------------|--------|--------|--------|----------------------------|---------|----------|--------------------------|----------|
| | | | | | | | | Lines | |
| Instruction | RegDst | ALUOp1 | ALUOp0 | ALUSrc | Branch | MemRead | MemWrite | RegWrite | MemtoReg |
| R-Format | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| lw | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| SW | X | 0 | 0 | 1 | 0 | 0 | 1 | 0 | X |
| beq | X | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X |




















sub \$15, \$4, \$1






Data Hazards

• When a result is needed in the pipeline before it is available, a "data hazard" occurs.




Data Hazards

• When a result is needed in the pipeline before it is available, a "data hazard" occurs.



Data Hazards

• When a result is needed in the pipeline before it is available, a "data hazard" occurs.



• We achieve high throughput without reducing instruction latency.

- We achieve high throughput without reducing instruction latency.
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles).

- We achieve high throughput without reducing instruction latency.
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles).
- Pipelining uses combinational logic to generate (and registers to propagate) control signals.

- We achieve high throughput without reducing instruction latency.
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles).
- Pipelining uses combinational logic to generate (and registers to propagate) control signals.
- Pipelining creates potential hazards.