
. 1

: sequence detector




: Tesetbench

Signal name	Value	4	8 · · · 12 · ·	. 16 20	. 24 28 .	32 36	40 44 48
лг dk	0	750 ps					
л₁ reset	0						
лх	0						
лг output	0			X		X	×
. □ current_state	s0	s0	sl s2	s3 s4 s5 s2	s0 s1 s2	s3 s4 s5 s2	s3 s4 s5 s2 s3 s2 s0
л next_state	s0	s0	s1 s2 s3	s4 s5 s2 s0	s1 s2 s3	s4 s5 s2 s3	s4 s5 s2 s3 s2 s0

. 2

: sequence detector



: Hand Coding


```
architecture T42 of T42 is
subtype T42_state is std_logic_vector(4 downto 0);
signal current_state , next_state : T42_state;

constant s0 : T42_state := "000000";
constant s1 : T42_state := "00001";
constant s3 : T42_state := "00011";
constant s61 : T42_state := "00110";
constant s62 : T42_state := "10110";
constant s8 : T42_state := "01000";
```

: REG & CMB & OUTPUT


```
REG : process(clk,reset)
begin
    if reset = '1' then
        current_state <= s0;
    elsif clk'event and clk ='1' then
        current state <= next state;
    end if;
end process;
CMB : process(current_state)
begin
    case current state is
        when s0 => next state <= s1;
        when s1 => next state <= s3;
        when s3 => next state <= s61;
        when s61 => next state <= s62;
        when s62 => next state <= s8;
        when s8 => next state <= s0;
        when others => next state <= s0;
    end case;
end process;
output <= current_state(3 downto 0);</pre>
 -- enter your statements here --
```

: Tesetbench



. 3

: sequence detector



: Datapath & outputs

```
DP_R : process(clk , reset)
begin
    dataout_reg <= (others => 'Z');
              valid reg <= '0';</pre>
     if reset = '1' then
         current reg <= (others => '0');
         valid <= '0';
    elsif clk'event and clk ='1' then
         if current state = s6 then
              current reg <= datain;
         end if;
         if current_state = s4 then
              dataout reg <= current reg;
              valid reg <= '1';
         else
              dataout_reg <= (others => 'Z');
              valid_reg <= '0';</pre>
         end if;
    end if;
end process;
dataout <= dataout reg;
valid <= valid reg;</pre>
```

: Tesetbench

