


Block schematic

Low jitter time distribution system,
Y. Acremann, 2.2.2021


Transmitter



Concept

- Bit clock synchronized to the oscillator (80 MHz) for precision timing (estimate: 10 ps jitter)
- Jitter cleaner to get very clean clock signals from 80 MHz clock
- FPGA:
 - Counting of 100 Hz pulses (pulse-ID)
 - Control of the serializer and M-RAM
 - CPU for configuration of the jitter cleaner
- M-RAM: Stores the last pulse-ID (restore after power-loss)
- Distribution: RJ-45 cables, max. length: 70m
- Encoding:
 - For simple receivers: 10 Mbit/s 8b/10b encoded data => jitter: 100 ns
 - For precision receivers: 800 Mbit/s 8b/10b encoded data (+ start bit)

Receiver



Additional features: Receiver

- Power over the RJ-45 cable to the receivers
- Trigger outputs:
 - Several independent outputs
 - Low jitter
 - Time steps in $1/(80 \text{ MHz})$
- Output connector to connect another receiver