
Block schematic

Low jitter time distribution system, Y. Acremann, 2.2.2021



Concept

- Bit clock synchronized to the oscillator (80 MHz) for precision timing (estimate: 10 ps jitter)
- Jitter cleaner to get very clean clock signals from 80 MHz clock
- FPGA:
 - Counting of 100 Hz pulses (pulse-ID)
 - Control of the serializer and M-RAM
 - CPU for configuration of the jitter cleaner
- M-RAM: Stores the last pulse-ID (restore after power-loss)
- Distribution: RJ-45 cabes, max. length: 70m
- Encoding:
 - For simple receivers: 10 Mbit/s 8b/10b encoded data => jitter: 100 ns
 - For precision receivers: 800 Mbit/s 8b/10b encoded data (+ start bit)

Receiver Config data (not time critical) 80 MHz clk USB – Serial USB Pulse-id FT2232 (for debugging) 100 Hz Input Pulse-id receiver (2x) **RJ-45** Trigger cable DS15EA101 **FPGA** Lock Time stamp (MAX 10) (to frame Logic, grabber) SPI AD9543 CPU De-Serializer (jitter cleaner, SCANclk distribution) 921226H **RJ-45** driver (2x) Low-jitter cable DS15BA101 trigger Output to another receiver LVDS to LVCMOS

SN65LVDS4

Additional features: Receiver

- Power over the RJ-45 cable to the receivers.
- Trigger outputs:
 - Several independent outputs
 - Low jitter
 - Time steps in 1/(80 MHz)
- Output connector to connect another receiver