



- |  |                 |  |               |
|--|-----------------|--|---------------|
|  | H1 MountingHole |  | FID1 Fiducial |
|  | H2 MountingHole |  | FID2 Fiducial |
|  | H3 MountingHole |  | FID3 Fiducial |
|  | H4 MountingHole |  |               |


# Input Ethernet





# Slow\_pulse LVDS -> LVTTTL



# Fast\_pulse equalizer



TP22  
TestPoint  
Slow\_data












D-Flipflop: NB7V52MMNG  
Output driver: SN65LVDS4 (MC100EPT21)  
Fan-out buffer für den Clock: NB3L8504S

Idee: Precision\_clk mit NB3L8504S an zwei NB7V52MMNG verteilen (als clk)  
D vom FPGA  
Q mit MC100EPT21 in LVCMOS umwandeln

Fan-out buffer



Not so precise trigger

