

I2C Project Report

Introduction:


- Inter-Integrated Circuit (I2C or I2C)
- Developed in 1982 by Philips (now NXP)
- Very common, Primarily used for short-distance data communications
- Synchronous master slave protocol
- Both master and slaves can send / receive data
- Bidirectional, half duplex
- Can run at different speeds
- Two wires: serial clock (SCL) and serial data (SDA)



SINGLE MASTER WITH MULTIPLE SLAVES




MULTIPLE MASTERS WITH MULTIPLE SLAVES




Protocol timing sequence:

START




How I2C Communication Practically Works? i)Sending Data to a Slave Device



How I2C Communication Practically Works?

i) Reading Data from a Slave Device




Start:

- > In the idle state SDA and SCL are both high
- > The start condition occurs when a node
- First pulls SDA low
- Then pulls SCL low SDA
- > This "claims the bus"
- Node is now the master
- Prevents any other nodes from taking control of the bus
- Reduces the risk of contention
- > Master that has seized the bus also starts the clock

SDA SCL

STOP

- > Stop condition indicates the end of data bytes
- First, SCL returns (and remains) high
- Then, SDA returns (and remains) high
- > Recall that for data bytes, SDA only transitions when clock is low
- SDA transition when SCL high = stop condition SDA
- > Bus becomes idle SCL
- No clock signal
- Any node can now use the start condition to claim the bus and begin a new communication




Slave address

- > Each I2C node on a bus must have Slave address a unique, fixed address
- Normally 7 bits long, MSB first
- 10 bit addresses also supported, but these are uncommon
- > Address may be hard coded
- > Address may be (partially) configurable via external address lines or jumpers




Address: $0101A_2A_1A_0$

Address: 0101101




Aside: timing relationship between SDA and SCL

- > SDA does not change between clock rising edge and clock falling edge
- > During data transmission, SDA only transitions while SCL is low
- An SDA transition when SCL is high, indicates a start or stop condition



Read / write bit

- > Read /write bit follows the Slave address
- > Set by master to indicate desired operation
- 0 -> master wants to write data to slave
- 1 -> master wants to read data from slave
- > Often interpreted and/or decoded as part of the address byte



Ack(knowledge) bit

- > Sent by the receiver of a byte of data
- ~ 0 -> acknowledgement (ACK)
- ~ 1 -> negative acknowledgement (NACK)


R/W Ack


Slave address


- > Recall that I2C is idle high
- Lack of response = NACK
- > Used after slave address and each data byte
- > ACK after data byte(s) confirms receipt of data
- > ACK after slave address confirms that
- ~ A slave with that address is on the bus
- The slave is ready to read /write data (depending on RIW bit)


Data byte(s)


- > Data byte contains the information being transferred between master and slave
- Memory or register contents, addresses, etc.
- > Always 8 bit long. MSB first
- > Always followed by an acknowledgement bit
- Set to zero by the receiver if data has been received properly












clocks used

CLK=1GHz

SCL Frequency=400KHz

I2C Frequency=200KHz

The SCL clock is a derived clock at which slave functions, while I2C clock is a derived clock at which master functions.



SCL clock gets enabled only when scl_enable==1



START condition: SCL==1 && SDA transitioning from 1 to 0



SLAVE ADDRESS, BLOCK ADDRESS, and Data are written over SDA from MASTER to SLAVE with acknowledgement bit = 0 if acknowledgement is received.

RW==0 => WRITE Operation



SLAVE ADDRESS, BLOCK ADDRESS, was read by the slave, and SLAVE sent an acknowledgement to MASTER. DATA written over SLAVE in the specified ADDRESS.



STOP condition: SCL==1 && SDA transitioning from 0 to 1



READ==1

START condition: SCL==1 && SDA transitioning from 1 to 0



MASTER performs READ operation

READ data from specified SLAVE ADDRESS and BLOCK ADDRESS



SLAVE sends data to MASTER



STOP condition

