

# **W5500 Datasheet**

Version 1.0.9





#### W5500

The W5500 chip is a Hardwired TCP/IP embedded Ethernet controller that provides easier Internet connection to embedded systems. W5500 enables users to have the Internet connectivity in their applications just by using the single chip in which TCP/IP stack, 10/100 Ethernet MAC and PHY embedded.

WIZnet's Hardwired TCP/IP is the market-proven technology that supports TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE protocols. W5500 embeds the 32Kbyte internal memory buffer for the Ethernet packet processing. If you use W5500, you can implement the Ethernet application just by adding the simple socket program. It's faster and easier way rather than using any other Embedded Ethernet solution. Users can use 8 independent hardware sockets simultaneously.

SPI (Serial Peripheral Interface) is provided for easy integration with the external MCU. The W5500's SPI supports 80 MHz speed and new efficient SPI protocol for the high speed network communication. In order to reduce power consumption of the system, W5500 provides WOL (Wake on LAN) and power down mode.

#### **Features**

- Supports Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Supports 8 independent sockets simultaneously
- Supports Power down mode
- Supports Wake on LAN over UDP
- Supports High Speed Serial Peripheral Interface(SPI MODE 0, 3)
- Internal 32Kbytes Memory for TX/RX Buffers
- 10BaseT/100BaseTX Ethernet PHY embedded
- Supports Auto Negotiation (Full and half duplex, 10 and 100-based )
- Not supports IP Fragmentation
- 3.3V operation with 5V I/O signal tolerance
- LED outputs (Full/Half duplex, Link, Speed, Active)
- 48 Pin LQFP Lead-Free Package (7x7mm, 0.5mm pitch)




# **Target Applications**

W5500 is suitable for the following embedded applications:

- Home Network Devices: Set-Top Boxes, PVRs, Digital Media Adapters
- Serial-to-Ethernet: Access Controls, LED displays, Wireless AP relays, etc.
- Parallel-to-Ethernet: POS / Mini Printers, Copiers
- USB-to-Ethernet: Storage Devices, Network Printers
- GPIO-to-Ethernet: Home Network Sensors
- Security Systems: DVRs, Network Cameras, Kiosks
- Factory and Building Automations
- Medical Monitoring Equipment
- Embedded Servers



# **Block Diagram**





# **Table of Contents**

| 1 | Pin A   | Assignmeı  | nt   | 7  |
|---|---|--|--|--|
|   | 1.1   | Pin I  | Descriptions   | .7   |
| 2 | HOS   | T Interfac   | ce   | 12   |
|   | 2.1   | SPI (  | Operation Mode   | 13   |
|   | 2.2   | SPI F  | Frame  | 14   |
|   |   | 2.2.1  | Address Phase  | 14   |
|   |   | 2.2.2  | Control Phase  | 15   |
|   |   | 2.2.3  | Data Phase   | 17   |
|   | 2.3   | Varia  | able Length Data Mode (VDM)  | 17   |
|   |   | 2.3.1  | Write Access in VDM  | 18   |
|   |   | 2.3.2  | Read Access in VDM   | 21   |
|   | 2.4   | Fixe   | d Length Data Mode (FDM)   | 24   |
|   |   | 2.4.1  | Write Access in FDM  | 25   |
|   |   | 2.4.2  | Read Access in FDM   | 26   |
| 3 | Regi  | ister and I  | Memory Organization  | 27   |
|   | 3.1   | Com  | mon Register Block   | 29   |
|   | 3.2   | Sock   | set Register Block   | 30   |
|   | 3.3   | Mem  | nory   | 31   |
| 4 | Regi  | ister Desc   | riptions   | 32   |
|   | 4.1   | Com  | mon Registers  | 32   |
|   | 4.2   | Sock   | et Registers   | 44   |
| 5 |   | Joch   |  | ٠.   |
|   | Elec  |  | ecifications   |  |
|   | <b>Elec</b> 5.1   | trical Spe   |  | 58   |
|   |   | trical Spe:<br>Abso  | cifications!   | <b>58</b><br>58  |
|   | 5.1   | trical Spe<br>Abso<br>Abso   | cifications!   | <b>58</b><br>58<br>58                                    |
|   | 5.1<br>5.2  | e <b>trical Spe</b><br>Abso<br>Abso<br>DC C  | olute Maximum Ratings (Electrical Sensitivity)   | 58<br>58<br>58<br>59                                     |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li></ul>             | Abso<br>Abso<br>Abso<br>DC O   | cifications  | 58<br>58<br>58<br>59<br>60                               |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>Abso<br>DC O   | cifications  Polute Maximum Ratings  Polute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  | 58<br>58<br>58<br>59<br>60                               |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>DC C<br>Pow<br>AC C  | cifications  Polute Maximum Ratings  Polute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  Characteristics   | 58<br>58<br>58<br>59<br>60<br>60                         |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>DC C<br>Pow<br>AC C  | crifications  Polute Maximum Ratings  Polute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  Characteristics  Reset Timing  | 58<br>58<br>59<br>60<br>60<br>60                         |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>DC C<br>Pow<br>AC C<br>5.5.1   | cifications  Dolute Maximum Ratings  Dolute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  Characteristics  Reset Timing  Wake up Time   | 58<br>58<br>59<br>60<br>60<br>60                         |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>DC 0<br>Pow<br>AC 0<br>5.5.1<br>5.5.2<br>5.5.3   | colite Maximum Ratings  Solute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  Characteristics  Reset Timing  Wake up Time  Crystal Characteristics   | 58<br>58<br>59<br>60<br>60<br>60<br>60                   |
|   | <ul><li>5.1</li><li>5.2</li><li>5.3</li><li>5.4</li></ul> | Abso<br>Abso<br>DC 0<br>Pow<br>AC 0<br>5.5.1<br>5.5.2<br>5.5.3<br>5.5.4                                | Polute Maximum Ratings Solute Maximum Ratings (Electrical Sensitivity) Characteristics er Dissipation Characteristics Reset Timing Wake up Time Crystal Characteristics SPI Timing   | 58<br>58<br>59<br>60<br>60<br>60<br>61<br>62             |
| 6 | 5.1<br>5.2<br>5.3<br>5.4<br>5.5                           | Abso<br>Abso<br>DC 0<br>Pow<br>AC 0<br>5.5.1<br>5.5.2<br>5.5.3<br>5.5.4<br>5.5.5<br>5.5.6              | Politications  Solute Maximum Ratings  Solute Maximum Ratings (Electrical Sensitivity)  Characteristics  er Dissipation  Characteristics  Reset Timing  Wake up Time  Crystal Characteristics  SPI Timing  Transformer Characteristics | 58<br>58<br>59<br>60<br>60<br>60<br>61<br>62<br>62       |
|   | 5.1<br>5.2<br>5.3<br>5.4<br>5.5                           | Abso<br>Abso<br>DC 0<br>Pow<br>AC 0<br>5.5.1<br>5.5.2<br>5.5.3<br>5.5.4<br>5.5.5<br>5.5.6<br>eflow Ten | Polute Maximum Ratings Solute Maximum Ratings (Electrical Sensitivity) Characteristics er Dissipation Characteristics Reset Timing Wake up Time Crystal Characteristics SPI Timing Transformer Characteristics MDIX                    | 58<br>58<br>59<br>60<br>60<br>60<br>61<br>62<br>62<br>63 |



# Table of Figures

| Figure 1. W5500 Pin Layout  | .7 |
|---|----|
| Figure 2. External reference resistor   | 11 |
| Figure 3. Crystal reference schematic   | 11 |
| Figure 4. Variable Length Data Mode (SCSn controlled by the host)                   | 12 |
| Figure 5. Fixed Length Data Mode (SCSn is always connected by Ground)               | 12 |
| Figure 6. SPI Mode 0 & 3  | 13 |
| Figure 7. SPI Frame Format  | 14 |
| Figure 8. Write SPI Frame in VDM mode   | 18 |
| Figure 9. SIMR Register Write in VDM Mode   | 19 |
| Figure 10. 5 Byte Data Write at 1th Socket's TX Buffer Block $0x0040$ in VDM mode 2 | 20 |
| Figure 11. Read SPI Frame in VDM mode   | 21 |
| Figure 12. S7_SR Read in VDM Mode   | 22 |
| Figure 13. 5 Byte Data Read at Socket 3 RX Buffer Block 0x0100 in VDM mode 2        | 23 |
| Figure 14. 1 Byte Data Write SPI Frame in FDM mode                                  | 25 |
| Figure 15. 2 Bytes Data Write SPI Frame in FDM mode                                 | 25 |
| Figure 16. 4 Bytes Data Write SPI Frame in FDM mode                                 | 25 |
| Figure 17. 1 Byte Data Read SPI Frame in FDM mode                                   | 26 |
| Figure 18. 2 Bytes Data Read SPI Frame in FDM mode                                  | 26 |
| Figure 19. 4 Bytes Data Read SPI Frame in FDM mode                                  | 26 |
| Figure 20. Register & Memory Organization   | 28 |
| Figure 21. INTLEVEL Timing  | 34 |
| Figure 22. Reset Timing   | 60 |
| Figure 23. SPI Timing   | 61 |
| Figure 24. Transformer Type   |    |
| Figure 25. IR Reflow Temperature  | 63 |
| Figure 26 Package Dimensions  | 64 |



# 1 Pin Assignment




Figure 1. W5500 Pin Layout

### 1.1 Pin Descriptions

Table 1. Pin Type Notation

| Туре | Description    |
|------|----------------|
| I    | Input          |
| 0    | Output         |
| 1/0  | Input / Output |
| А    | Analog         |
| PWR  | 3.3V power     |
| GND  | Ground         |



Table 2. W5500 Pin Description

| Pin No | Symbol | Internal<br>Bias <sup>1</sup> | Туре | Description  |
|--------|--------|-------------------------------|------|--|
| 1      | TXN    | -                             | AO   | TXP/TXN Signal Pair  |
| 2      | TXP    | -                             | AO   | The differential data is transmitted to the media on the         |
|        |        |                               |      | TXP/TXN signal pair.   |
| 3      | AGND   | -                             | GND  | Analog ground  |
| 4      | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 5      | RXN    | -                             | Al   | RXP/RXN Signal Pair  |
| 6      | RXP    | -                             | Al   | The differential data from the media is received on the          |
|        |        |                               |      | RXP/RXN signal pair.   |
| 7      | DNC    | -                             | AI/O | Do Not Connect Pin   |
| 8      | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 9      | AGND   | -                             | GND  | Analog ground  |
| 10     | EXRES1 | -                             | AI/O | External Reference Resistor                                      |
|        |        |                               |      | It should be connected to an external resistor (12.4K $\Omega$ , |
|        |        |                               |      | 1%) needed for biasing of internal analog circuits.              |
|        |        |                               |      | Refer to the 'External reference resistor' (Figure.2) for        |
|        |        |                               |      | details.   |
| 11     | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 12     | -      |                               | -    | NC   |
| 13     | •      |                               | ı    | NC   |
| 14     | AGND   | -                             | GND  | Analog ground  |
| 15     | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 16     | AGND   | -                             | GND  | Analog ground  |
| 17     | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 18     | VBG    | -                             | AO   | Band Gap Output Voltage  |
|        |        |                               |      | This pin will be measured as 1.2V at $25^{\circ}$ C.             |
|        |        |                               |      | It must be left floating.  |
| 19     | AGND   | -                             | GND  | Analog ground  |
| 20     | TOCAP  | -                             | AO   | External Reference Capacitor                                     |
|        |        |                               |      | This pin must be connected to a 4.7uF capacitor.                 |
|        |        |                               |      | The trace length to capacitor should be short to                 |
|        |        |                               |      | stabilize the internal signals.                                  |
| 21     | AVDD   | -                             | PWR  | Analog 3.3V power  |
| 22     | 1V2O   | -                             | AO   | 1.2V Regulator output voltage                                    |

<sup>&</sup>lt;sup>1</sup> Internal Bias after hardware reset



|    |          |           |     | This pin must be connected to a 10nF capacitor.           |
|----|----------|-----------|-----|---|
|    |          |           |     | This is the output voltage of the internal regulator.     |
| 23 | RSVD     | Pull-down | - 1 | It must be tied to GND.                                   |
| 24 | SPDLED   | -         | 0   | Speed LED   |
|    |          |           |     | This shows the Speed status of the connected link.        |
|    |          |           |     | Low: 100Mbps  |
|    |          |           |     | High: 10Mbps  |
| 25 | LINKLED  | -         | 0   | Link LED  |
|    |          |           |     | This shows the Link status.                               |
|    |          |           |     | Low: Link is established                                  |
|    |          |           |     | High: Link is not established                             |
| 26 | DUPLED   | -         | 0   | Duplex LED  |
|    |          |           |     | This shows the Duplex status for the connected link.      |
|    |          |           |     | Low: Full-duplex mode                                     |
|    |          |           |     | High: Half-duplex mode                                    |
| 27 | ACTLED   | -         | 0   | Active LED  |
|    |          |           |     | This shows that there is Carrier sense (CRS) from the     |
|    |          |           |     | active Physical Medium Sub-layer (PMD) during TX or RX    |
|    |          |           |     | activity.   |
|    |          |           |     | Low: Carrier sense from the active PMD                    |
|    |          |           |     | High: No carrier sense                                    |
| 28 | VDD      | -         | PWR | Digital 3.3V Power  |
| 29 | GND      | -         | GND | Digital Ground  |
| 30 | XI/CLKIN | -         | Al  | Crystal input / External Clock input                      |
|    |          |           |     | External 25MHz Crystal Input.                             |
|    |          |           |     | This pin can also be connected to single-ended TTL        |
|    |          |           |     | oscillator (CLKIN). 3.3V clock should be applied for the  |
|    |          |           |     | External Clock input. If this method is implemented, XO   |
|    |          |           |     | should be left unconnected.                               |
|    |          |           |     | Refer to the 'Crystal reference schematic' (Figure.3) for |
|    |          |           |     | details.  |
| 31 | ХО       | -         | AO  | Crystal output  |
|    |          |           |     | External 25MHz Crystal Output                             |
|    |          |           |     | Note: Float this pin if using an external clock being     |
|    |          |           |     | driven through XI/CLKIN                                   |
| 32 | SCSn     | Pull-up   | ı   | Chip Select for SPI bus                                   |
|    |          |           |     | This pin can be asserted low to select W5500 in SPI       |
|    |          |           |     | interface.  |
|    |          |           |     | Low: selected   |
| -  |          |           |     |   |



|    |        |           |     | High: deselected  |              |            |  |  |  |  |  |  |  |  |  |  |  |
|----|--------|-----------|-----|---|--------------|------------|--|--|--|--|--|--|--|--|--|--|--|
| 33 | SCLK   | -         | I   | SPI clock input  This pin is used to receive SPI Clock from SPI master. |              |            |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     |   |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 34 | MISO   | -         | 0   | SPI ma  | aster        | inpu       | ut slave(W5500) output                       |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | When  | SCSn         | is Lo      | ow, this pin outputs SPI data.               |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | When  | SCSn         | is H       | igh, this pin becomes High Impedance         |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | (logica   | ally c       | liscor     | nnected).                                    |  |  |  |  |  |  |  |  |  |  |
| 35 | MOSI   | -         | I   | SPI master output slave(W5500) input                                    |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 36 | INTn   | -         | 0   | Interrupt output  |              |            |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | (Activ  | (Active low) |            |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | Low: Interrupt asserted from W5500                                      |              |            |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | High:   | No ir        | nterru     | upt  |  |  |  |  |  |  |  |  |  |  |
| 37 | RSTn   | Pull-up   | I   | Reset   |              |            |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | (Activ  | e lov        | <b>v</b> ) |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | RESET   | shou         | ıld b      | e held low at least 500 us for W5500         |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | reset.  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 38 | RSVD   | Pull-down | I   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 39 | RSVD   | Pull-down | I   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 40 | RSVD   | Pull-down | I   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 41 | RSVD   | Pull-down | I   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 42 | RSVD   | Pull-down | I   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 43 | PMODE2 | Pull-up   | I   | PHY C   | )pera        | tion       | mode select pins                             |  |  |  |  |  |  |  |  |  |  |
| 44 | PMODE1 | Pull-up   | I   | These   | pins         | dete       | ermine the network mode. Refer to the        |  |  |  |  |  |  |  |  |  |  |
| 45 | PMODE0 | Pull-up   | I   | below   | tabl         | e for      | details.                                     |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | PM  | ODE [        | 2:0]       | Description                                  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 2   | 1            | 0          |  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 0   | 0            | 0          | 10BT Half-duplex, Auto-negotiation disabled  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 0   | 0            | 1          | 10BT Full-duplex, Auto-negotiation disabled  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 0   | 1            | 0          | 100BT Half-duplex, Auto-negotiation disabled |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 0   | 1            | 1          | 100BT Full-duplex, Auto-negotiation disabled |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 1   | 0            | 0          | 100BT Half-duplex, Auto-negotiation enabled  |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 1   | 0            | 1          | Not used                                     |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 1   | 1            | 0          | Not used                                     |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     | 1   | 1            | 1          | All capable, Auto-negotiation enabled        |  |  |  |  |  |  |  |  |  |  |
|    |        |           |     |   |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 46 | -      | -         | -   | NC  |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 47 | -      | -         | -   |   |              |            |  |  |  |  |  |  |  |  |  |  |  |
| 48 | AGND   | -         | GND | ND Analog ground  |              |            |  |  |  |  |  |  |  |  |  |  |  |



The 12.4K $\Omega$ (1%) Resistor should be connected between EXRES1 pin and analog ground (AGND) as below.




Figure 2. External reference resistor

The crystal reference schematic is shown as below.




Figure 3. Crystal reference schematic



#### 2 HOST Interface

W5500 provides SPI (Serial Peripheral Interface) Bus Interface with 4 signals (SCSn, SCLK, MOSI, MISO) for external HOST interface, and operates as a SPI Slave.

The W5500 SPI can be connected to MCU as shown in Figure 4 and Figure 5 according to its operation mode (Variable Length Data / Fixed Length Data Mode) which will be explained in Chapter 2.3 and Chapter 2.4.

In Figure 4, SPI Bus can be shared with other SPI Devices. Since the SPI Bus is dedicated to W5500, SPI Bus cannot be shared with other SPI Devices. It is shown in Figure 5.

At the Variable Length Data mode (as shown in Figure 4), it is possible to share the SPI Bus with other SPI devices. However, at the Fixed Length Data mode (as shown in Figure 5), the SPI Bus is dedicated to W5500 and can't be shared with other devices.




Figure 4. Variable Length Data Mode (SCSn controlled by the host)




Figure 5. Fixed Length Data Mode (SCSn is always connected by Ground)

The SPI protocol defines four modes for its operation (Mode 0, 1, 2, 3). Each mode differs according to the SCLK polarity and phase. The only difference between SPI Mode 0 and SPI Mode 3 is the polarity of the SCLK signal at the inactive state.

With SPI Mode 0 and 3, data is always latched in on the rising edge of SCLK and always output on the falling edge of SCLK.



The W5500 supports SPI Mode 0 and Mode 3. Both MOSI and MISO signals use transfer sequence from Most Significant Bit (MSB) to Least Significant Bit (LSB) when MOSI signal transmits and MISO signal receives. MOSI & MISO signals always transmit or receive in sequence from the Most Significant Bit (MSB) to Least Significant Bit (LSB).




Figure 6. SPI Mode 0 & 3

#### 2.1 SPI Operation Mode

W5500 is controlled by SPI Frame (Refer to the Chapter 2.2 SPI Frame) which communicates with the External Host. W5500 SPI Frame consists 3 phases, Address Phase, Control Phase and Data Phase.

Address Phase specifies 16 bits Offset Address for W5500 Register or TX/RX Memory. Control Phase specifies the block to which Offset (set by Address Phase) belongs, and specifies Read/Write Access Mode and SPI Operation Mode (Variable Length Data / Fixed Length Data Mode).

And Data Phase specifies random length (N-bytes,  $1 \le N$ ) Data or 1 byte, 2 bytes and 4 bytes Data.

If SPI Operation Mode is set as Variable Length Data Mode (VDM), SPI Bus Signal SCSn must be controlled by the External Host with SPI Frame step.

At the Variable Length Data Mode, SCSn Control Start (Assert (High-to-Low)) informs W5500 of SPI Frame Start (Address Phase), and SCSn Control End (De-assert (Low-to-High) informs W5500 of SPI Frame End (Data Phase End of random N byte).



#### 2.2 SPI Frame

W5500 SPI Frame consists of 16bits Offset Address in Address Phase, 8bits Control Phase and N bytes Data Phase as shown in Figure 7.

The 8bits Control Phase is reconfigured with Block Select bits (BSB[4:0]), Read/Write Access Mode bit (RWB) and SPI Operation Mode (OM[1:0]).

Block Select bits select the block to which the Offset Address belongs.




Figure 7. SPI Frame Format

W5500 supports Sequential Data Read/Write. It processes the data from the base (the Offset Address which is set for 2/4/N byte Sequential data processing) and the next data by increasing the Offset Address (auto increment addressing) by 1.

#### 2.2.1 Address Phase

This Address Phase specifies the 16 bits Offset Address for the W5500 Registers and TX/RX Buffer Blocks.

The 16-bit Offset Address value is transferred from MSB to LSB sequentially.

The SPI frame with 2/4/N byte data phase supports the Sequential Data Read/Write in which Offset address automatically increases by 1 every 1 byte data.



# 2.2.2 Control Phase

The Control Phase specifies the Block to which the Offset Address (set by Address Phase) belongs, the Read/Write Access Mode and the SPI Operation Mode.

| 7   |    | 6    | 5    | 4    | 3    | 2   | 1   | 0   |
|-----|----|------|------|------|------|-----|-----|-----|
| BSI | 34 | BSB3 | BSB2 | BSB1 | BSB0 | RWB | OM1 | OM0 |

| Register, TX/RX Buffer Block for |
|----------------------------------|
| by BSB[4:0].                     |
|                                  |
| Meaning                          |
| Register.                        |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |
| Register                         |
| TX Buffer                        |
| RX Buffer                        |
|                                  |



|     |          | 11000   | Reserved   |
|-----|----------|---|--|
|     |          | 11001   | Selects Socket 6 Register  |
|     |          | 11010   | Selects Socket 6 TX Buffer   |
|     |          | 11011   | Selects Socket 6 RX Buffer   |
|     |          | 11100   | Reserved   |
|     |          | 11101   | Selects Socket 7 Register  |
|     |          | 11110   | Selects Socket 7 TX Buffer   |
|     |          | 11111   | Selects Socket 7 RX Buffer   |
|     |          | If the Reserved Bits are W5500.   | selected, it can cause the mal-function of the   |
|     |          | Read/Write Access Mode  | e Bit  |
| 2   | RWB      | This sets Read/Write Acc  | cess Mode.   |
| 2   | KWD      | '0': Read   |  |
|     |          | '1': Write  |  |
| 1-0 | OM [1:0] | and the Fixed Length D  - Variable Length Dat  : Data Length is con External Host make the start of the SPI Then the external OM[1:0]='00'. After N-Bytes Data P to-High) and informs In VDM Mode, the St the External Host. (  - Fixed Length Data A  : In FDM, the Data Le So, the SCSn signal (among 1 Bytes, 2 B (Refer to the Figure | on Mode. Forts two modes, the Variable Length Data Mode ata Mode.  a Mode (VDM)  trolled by SCSn.  s SCSn Signal Assert (High-to-Low) and informs  Frame Address Phase to W5500.  all host transfers the Control Phase with  Chase transfers, SCSn Signal is De-asserted (Low-sthe end of the SPI Frame Data Phase to W5500.  CSn must be controlled with SPI Frame unit by Refer to the Figure 4)  Mode (FDM)  Ingth is set by OM[1:0], these are not '00' value.  Is should be Low state, and has one Length type Bytes, 4 Bytes) according to the OM[1:0] value.  5.) |
|     |          | The next table shows the  | e SPI Operation Mode according to the OM[1:0].   |



| OM[1:0] | Meaning   |
|---------|---|
| 00      | Variable Data Length Mode, N-Bytes Data Phase (1 ≤ N) |
| 01      | Fixed Data Length Mode , 1 Byte Data Length $(N = 1)$ |
| 10      | Fixed Data Length Mode , 2 Byte Data Length $(N = 2)$ |
| 11      | Fixed Data Length Mode , 4 Byte Data Length (N = 4)   |

#### 2.2.3 Data Phase

With the Control Phase set by the SPI Operation Mode Bits OM[1:0], the Data Phase is set by two types of length, one type is the N-Bytes length (VDM mode) and the other type is 1/2/4 Bytes (FDM mode).

At this time, 1 byte data is transferred through MOSI or MISO signal from MSB to LSB sequentially.

### 2.3 Variable Length Data Mode (VDM)

In VDM mode, the SPI Frame Data Phase Length is determined by SCSn Control of the External Host. That means that the Data Phase Length can have random value (Any length from 1 Byte to N Bytes) according to the SCSn Control.

The OM[1:0] of the Control Phase should be '00' value in VDM mode.



#### 2.3.1 Write Access in VDM




Figure 8. Write SPI Frame in VDM mode

Figure 8 shows the SPI Frame when the external host accesses W5500 for writing.

In VDM mode, the RWB signal is '1' (Write), OM[1:0] is '00' in SPI Frame Control Phase. At this time the External Host assert (High-to-Low) SCSn signal before transmitting SPI Frame. Then the Host transmits SPI Frame's all bits to W5500 through MOSI signal. All bits are synchronized with the falling edge of the SCLK. After finishing the SPI Frame transmit, the Host deasserts SCSn signal (Low-to-High).

When SCSn is Low and the Data Phase continues, the Sequential Data Write can be supported.



#### 1 Byte WRITE Access Example

When the Host writes Data 0xAA to 'Socket Interrupt Mask Register (SIMR) of Common Register Block by using VDM mode, the data is written with the SPI Frame below.

```
Offset Address = 0x0018

BSB[4:0] = '00000'

RWB = '1'

OM[1:0] = '00'

1st Data = 0xAA
```

The External Host asserts (High-to-Low) SCSn before transmitting SPI Frame, then the Host transmits 1 bit with synchronizing the Toggle SCLK. The External Host deasserts (Low-to-High) the SCSn at the end of SPI Frame transmit. (Refer to the Figure 9)

| SCSn      |          |    |    |    |    |    |    |      |      |     |   |   |            |   |   |   |   |   |   |                 |       |      |   |   |   |   |   |     |      |   |   |   |
|-----------|----------|----|----|----|----|----|----|------|------|-----|---|---|------------|---|---|---|---|---|---|-----------------|-------|------|---|---|---|---|---|-----|------|---|---|---|
|           |          |    |    |    |    |    | Ad | dres | s Ph | ase |   |   |            |   |   |   |   |   | C | ontr            | ol Pl | nase |   |   |   |   |   | ata | Phas | e |   |   |
|           | (0x0018) |    |    |    |    |    |    |      |      |     |   |   | BSB RWB OM |   |   |   |   |   | М | Data 1st (0xAA) |       |      |   |   |   |   |   |     |      |   |   |   |
| Bit Order | 15       | 14 | 13 | 12 | 11 | 10 | 9  | 8    | 7    | 6   | 5 | 4 | 3          | 2 | 1 | 0 | 4 | 3 | 2 | 1               | 0     | R/W  | 1 | 0 | 7 | 6 | 5 | 4   | 3    | 2 | 1 | 0 |
| MOSI      | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 0   | 0 | 1 | 1          | 0 | 0 | 0 | 0 | 0 | 0 | 0               | 0     | 1    | 0 | 0 | 1 | 0 | 1 | 0   | 1    | 0 | 1 | 0 |
| MISO      |          |    |    |    |    |    |    |      |      |     |   |   |            |   |   |   |   |   |   |                 |       |      |   |   |   |   |   |     |      |   |   |   |

Figure 9. SIMR Register Write in VDM Mode



#### **N-Bytes WRITE Access Example**

When the Host writes 5 Bytes Data (0x11, 0x22, 0x33, 0x44, 0x55) to Socket 1's TX Buffer Block 0x0040 Address by using VDM mode, 5 bytes data are written with the SPI Frame below.

```
Offset Address = 0x0040
BSB[4:0]
                      = '00110'
RWB
                         '1'
OM[1:0]
                      = '00'
1st Data
                      = 0x11
2<sup>nd</sup> Data
                      = 0x22
3<sup>rd</sup> Data
                      = 0x33
4<sup>th</sup> Data
                      = 0x44
5<sup>th</sup> Data
                      = 0x55
```

The N-Bytes Write Access is shown in Figure 10.

The 5 bytes of Data (0x11, 0x22, 0x33, 0x44, 0x55) are written sequentially to Socket 1's Tx Buffer Block Address 0x0040 ~ 0x0044.

The External Host asserts (High-to-Low) SCSn before transmitting SPI Frame.

The External Host de-asserts (Low-to-High) the SCSn at the end of SPI Frame transmit.




Figure 10. 5 Byte Data Write at 1th Socket's TX Buffer Block 0x0040 in VDM mode



#### 2.3.2 Read Access in VDM




Figure 11. Read SPI Frame in VDM mode

Figure 11 shows the SPI Frame when external host accesses W5500 for reading In VDM mode, the RWB signal is '0' (Write), OM[1:0] is '00' in SPI Frame Control Phase. At this time the External Host assert (High-to-Low) SCSn signal before transmitting SPI Frame.

Then the Host transmits Address and Control Phase all bits to W5500 through MOSI signal. All bits are synchronized with the falling edge of the SCLK.

Then the Host receives all bits of Data Phase with synchronizing the rising edge of Sampling SCLK through MISO signal.

After finishing the Data Phase receive, the Host de-asserts SCSn signal (Low-to-High).

When SCSn is Low and the Data Phase continues to receive, the Sequential Data Read can be supported.



#### 1 Byte READ Access Example

When the Host reads the 'Socket Status Register(S7\_SR) of the Socket 7's Register Block by using VDM mode, the data is read with the SPI Frame below. Let's S7\_SR to 'SOCK\_ESTABLISHED (0x17)'.

```
Offset Address = 0x0003

BSB[4:0] = '11101'

RWB = '0'

OM[1:0] = '00'

1st Data = 0x17
```

The External Host asserts (High-to-Low) SCSn signal before transmitting SPI Frame, then the Host transmits Address and Control Phase to W5500 through the MOSI signal. Then the Host receives Data Phase from the MISO signal.

After finishing the Data Phase receives, the Host de-asserts SCSn signal (Low-to-High). (Refer to the Figure 12)




Figure 12. S7\_SR Read in VDM Mode



#### **N-Bytes Read Access Example**

When the Host reads 5 Bytes Data (0xAA, 0xBB, 0xCC, 0xDD, 0xEE) from the Socket 3's RX Buffer Block 0x0100 Address by using VDM mode, 5 bytes data are read with the SPI Frame as below.

```
Offset Address = 0x0100
BSB[4:0]
                       = '01111'
RWB
                       = '0'
OM[1:0]
                         '00'
1<sup>st</sup> Data
                       = 0xAA
2<sup>nd</sup> Data
                       = 0xBB
3<sup>rd</sup> Data
                       = 0xCC
4<sup>th</sup> Data
                       = 0xDD
5<sup>th</sup> Data
                       = 0xEE
```

The N-Bytes Read Access is shown in Figure 13.

The 5 bytes of Data (0xAA, 0xBB, 0xCC, 0xDD, 0xEE) are read sequentially from the Socket 3's Rx Buffer Block Address 0x0100 ~ 0x0104.

The External Host asserts (High-to-Low) SCSn before transmitting SPI Frame.

The External Host de-asserts (Low-to-High) the SCSn at the end of the SPI Frame Data Phase.




Figure 13. 5 Byte Data Read at Socket 3 RX Buffer Block 0x0100 in VDM mode



# 2.4 Fixed Length Data Mode (FDM)

The FDM mode can be used when the External Host cannot control SCSn signal.

The SCSn signal should be tied to Low (Always connected to GND) and it is not possible to share the SPI Bus with other SPI Devices. (Refer to the Figure 5)

In VDM mode, Data Phase length is controlled by SCSn control.

But in FDM mode, Data Phase length is controlled by OM[1:0] value ('01' / '10' / '11') which is the SPI Operation Mode Bits of the Control Phase.

As the SPI Frame of FDM mode is the same as SPI Frame of VDM mode (1Byte, 2 Bytes, 4 Bytes SPI Frame) except for the SCSn signal control and OM[1:0] setting, the detail about FDM mode is not described in this section.

It is not recommended to use the FDM mode unless you are in inevitable status. In addition, we use only 1/2/4 Bytes SPI Frame, as described in 'Chapter 2.4.1' & 'Chapter 2.4.2'. Using SPI Frame with other length of Data will cause malfunction of W5500.



#### 2.4.1 Write Access in FDM

#### 1 Bytes WRITE Access

|           | Address Phase |    |    |    |    |    |   |   |   |   |   |   |   |   |                  | Control Phase |   |   |   |                |   |     |   | Data Phase |   |   |   |   |   |   |   |   |
|-----------|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|------------------|---------------|---|---|---|----------------|---|-----|---|------------|---|---|---|---|---|---|---|---|
|           | (Any)         |    |    |    |    |    |   |   |   |   |   |   |   |   | BSB (Any) RWB OM |               |   |   |   | Data 1st (any) |   |     |   |            |   |   |   |   |   |   |   |   |
| Bit Order | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1                | 0             | 4 | 3 | 2 | 1              | 0 | R/W | 1 | 0          | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOSI      | *             | *  | *  | *  | *  | *  | * | * | * | * | * | * | * | * | *                | *             | * | * | * | *              | * | 1   | 0 | 1          | * | * | * | * | * | * | * | * |
| MISO      |               |    |    |    |    |    |   |   |   |   |   |   |   |   |                  |               |   |   |   |                |   |     |   |            |   |   |   |   |   |   |   |   |

Figure 14. 1 Byte Data Write SPI Frame in FDM mode

#### 2 Bytes WRITE Access

|           |    |    | Address Phase (Any) 14   13   12   11   10   9   8   7   6   5   4   3   2   1 |    |    |    |   |   |   |   |   |   |   |     | C | ontr | ol Pł | nase |   |   |   |     | [     | Data  | Phas | e |   | П |   |   |   |   |
|-----------|----|----|--|----|----|----|---|---|---|---|---|---|---|-----|---|------|-------|------|---|---|---|-----|-------|-------|------|---|---|---|---|---|---|---|
|           |    |    |  |    |    |    |   |   |   |   |   |   |   | BSB |   |      | RWB   | 0    | М |   |   | Da  | ata 1 | st (a | ny)  |   |   |   |   |   |   |   |
| Bit Order | 15 | 14 | 13   | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2   | 1 | 0    | 4     | 3    | 2 | 1 | 0 | R/W | 1     | 0     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOSI      | *  | *  | *  | *  | *  | *  | * | * | * | * | * | * | * | *   | * | *    | *     | *    | * | * | * | 1   | 1     | 0     | *    | * | * | * | * | * | * | * |
| MISO      |    |    |  |    |    |    |   |   |   |   |   |   |   |     |   |      |       |      |   |   |   |     |       |       |      |   |   |   |   |   |   |   |

|           |   |   |    | )ata  | Phas  | e   |   |   |
|-----------|---|---|----|-------|-------|-----|---|---|
|           |   |   | Da | ta 2r | nd (a | ny) |   |   |
| Bit Order | 7 | 6 | 5  | 4     | 3     | 2   | 1 | 0 |
| MOSI      | * | * | *  | *     | *     | *   | * | * |
| MISO      |   |   |    |       |       |     |   |   |

Figure 15. 2 Bytes Data Write SPI Frame in FDM mode

#### **4 Bytes WRITE Access**

|           |    |    | Address Phase (Any) 4   13   12   11   10   9   8   7   6   5   4   3   2   1 |    |    |    |   |   |   |   |   |   | C | ontr | ol Ph | nase |     |   |   |   |   | )ata | Phas | e     |     |   |   |   |   |   |   |   |
|-----------|----|----|---|----|----|----|---|---|---|---|---|---|---|------|-------|------|-----|---|---|---|---|------|------|-------|-----|---|---|---|---|---|---|---|
|           |    |    |   |    |    |    |   |   |   |   |   |   |   | BSB  |       |      | RWB | 0 | М |   |   | Da   | ta 1 | st (a | ny) |   |   |   |   |   |   |   |
| Bit Order | 15 | 14 | 13  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2    | 1     | 0    | 4   | 3 | 2 | 1 | 0 | R/W  | 1    | 0     | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOSI      | *  | *  | *   | *  | *  | *  | * | * | * | * | * | * | * | *    | *     | *    | *   | * | * | * | * | 1    | 1    | 1     | *   | * | * | * | * | * | * | * |
| MISO      |    |    |   |    |    |    |   |   |   |   |   |   |   |      |       |      |     |   |   |   |   |      |      |       |     |   |   |   |   |   |   |   |

|           |   |                 |   | ata | Phas | е |   |   |   |   |    | )ata | Phas  | e   |   |   |   |   |   | Data  | Pha  | ise  |   |   |
|-----------|---|-----------------|---|-----|------|---|---|---|---|---|----|------|-------|-----|---|---|---|---|---|-------|------|------|---|---|
|           |   | Data 2nd (any)  |   |     |      |   |   |   |   |   | Da | ta 3 | rd (a | ny) |   |   |   |   | D | ata 4 | th ( | any) |   |   |
| Bit Order | 7 | 7 6 5 4 3 2 1 0 |   |     |      |   |   | 0 | 7 | 6 | 5  | 4    | 3     | 2   | 1 | 0 | 7 | 6 | 5 | 4     | 3    | 2    | 1 | 0 |
| MOSI      | * | *               | * | *   | *    | * | * | * | * | * | *  | *    | *     | *   | * | * | * | * | * | *     | *    | *    | * | * |
| MISO      |   |                 |   |     |      |   |   |   |   |   |    |      |       |     |   |   |   |   |   |       |      |      |   |   |

Figure 16. 4 Bytes Data Write SPI Frame in FDM mode



#### 2.4.2 Read Access in FDM

#### 1 Byte READ Access

|           |    |    | Address Phase (Any) 14   13   12   11   10   9   8   7   6   5   4   3   2   1 |    |    |    |   |   |   |   |   |   |    |      | C   | ontr | ol Pł | nase |   |   |   |     | [    | )ata   | Phas | е |   |   |   |   |   |   |
|-----------|----|----|--|----|----|----|---|---|---|---|---|---|----|------|-----|------|-------|------|---|---|---|-----|------|--------|------|---|---|---|---|---|---|---|
|           |    |    |  |    |    |    |   |   |   |   |   |   | BS | В (А | ny) |      | RWB   | 0    | М |   |   | Da  | ta 1 | st (Aı | ny)  |   |   |   |   |   |   |   |
| Bit Order | 15 | 14 | 13   | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3  | 2    | 1   | 0    | 4     | 3    | 2 | 1 | 0 | R/W | 1    | 0      | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOSI      | *  | *  | *  | *  | *  | *  | * | * | * | * | * | * | *  | *    | *   | *    | *     | *    | * | * | * | 0   | 0    | 1      |      |   |   |   |   |   |   |   |
| MISO      |    |    |  |    |    |    |   |   |   |   |   |   |    |      |     |      |       |      |   |   |   |     |      |        | *    | * | * | * | * | * | * | * |

Figure 17. 1 Byte Data Read SPI Frame in FDM mode

#### 2 Bytes READ Access

|           |    |       |    |    |    |    | Ad | dres | s Ph | ase |   |   |   |    |      |     |   |     | C | ontr | ol Pl | nase |    |       |       |     |   | )ata | Phas | e |   |   |
|-----------|----|-------|----|----|----|----|----|------|------|-----|---|---|---|----|------|-----|---|-----|---|------|-------|------|----|-------|-------|-----|---|------|------|---|---|---|
|           |    | (Any) |    |    |    |    |    |      |      |     |   |   |   | BS | В (А | ny) |   | RWB | 0 | М    |       |      | Da | ta 1: | st (A | ny) |   |      |      |   |   |   |
| Bit Order | 15 | 14    | 13 | 12 | 11 | 10 | 9  | 8    | 7    | 6   | 5 | 4 | 3 | 2  | 1    | 0   | 4 | 3   | 2 | 1    | 0     | R/W  | 1  | 0     | 7     | 6   | 5 | 4    | 3    | 2 | 1 | 0 |
| MOSI      | *  | *     | *  | *  | *  | *  | *  | *    | *    | *   | * | * | * | *  | *    | *   | * | *   | * | *    | *     | 0    | 1  | 0     |       |     |   |      |      |   |   |   |
| MISO      |    |       |    |    |    |    |    |      |      |     |   |   |   |    |      |     |   |     |   |      |       |      |    |       | *     | *   | * | *    | *    | * | * | * |

|           |   |   |     | ata   | Phas  | e   |   |   |
|-----------|---|---|-----|-------|-------|-----|---|---|
|           |   |   | Dat | ta 2r | nd (A | ny) |   |   |
| Bit Order | 7 | 6 | 5   | 4     | 3     | 2   | 1 | 0 |
| MOSI      |   |   |     |       |       |     |   |   |
| MISO      | * | * | *   | *     | *     | *   | * | * |

Figure 18. 2 Bytes Data Read SPI Frame in FDM mode

#### **4 Bytes READ Access**

|           |    |    | Address Phase (Any) |    |    |    |   |   |   |   |   |   |    |      | C   | ontr | ol Ph | nase |   |   |   |     |      | Data  | Phas | е |   |   |   |   |   |   |
|-----------|----|----|---------------------|----|----|----|---|---|---|---|---|---|----|------|-----|------|-------|------|---|---|---|-----|------|-------|------|---|---|---|---|---|---|---|
|           |    |    |                     |    |    |    |   |   |   |   |   |   | BS | В (А | ny) |      | RWB   | O    | М |   |   | Da  | ta 1 | st (A | ny)  |   |   |   |   |   |   |   |
| Bit Order | 15 | 14 | 13                  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3  | 2    | 1   | 0    | 4     | 3    | 2 | 1 | 0 | R/W | 1    | 0     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOSI      | *  | *  | *                   | *  | *  | *  | * | * | * | * | * | * | *  | *    | *   | *    | *     | *    | * | * | * | 0   | 1    | 1     |      |   |   |   |   |   |   |   |
| MISO      |    |    |                     |    |    |    |   |   |   |   |   |   |    |      |     |      |       |      |   |   |   |     |      |       | *    | * | * | * | * | * | * | * |

|           |   |                                |  | )ata | Phas | e |   |   |   |    |       | )ata  | Phas | e |   |   |   |   |       | Data  | Pha  | ise |   |  |
|-----------|---|--------------------------------|--|------|------|---|---|---|---|----|-------|-------|------|---|---|---|---|---|-------|-------|------|-----|---|--|
|           |   | Data 2nd (Any)                 |  |      |      |   |   |   |   | Da | ta 3ı | rd (A | ny)  |   |   |   |   | D | ata 4 | łth ( | Any) |     |   |  |
| Bit Order | 7 | Data 2nd (Any) 7 6 5 4 3 2 1 0 |  |      |      |   | 0 | 7 | 6 | 5  | 4     | 3     | 2    | 1 | 0 | 7 | 6 | 5 | 4     | 3     | 2    | 1   | 0 |  |
| MOSI      |   |                                |  |      |      |   |   |   |   |    |       |       |      |   |   |   |   |   |       |       |      |     |   |  |
| MISO      | * | * * * * * * * *                |  |      |      |   | * | * | * | *  | *     | *     | *    | * | * | * | * | * | *     | *     | *    | *   | * |  |

Figure 19. 4 Bytes Data Read SPI Frame in FDM mode



### 3 Register and Memory Organization

W5500 has one Common Register Block, eight Socket Register Blocks, and TX/RX Buffer Blocks allocated to each Socket. Each block is selected by the BSB[4:0](Block Select Bit) of SPI Frame.

Figure 20 shows the selected block by the BSB[4:0] and the available offset address range of Socket TX/RX Buffer Blocks. Each Socket's TX Buffer Block exists in one 16KB TX memory physically and is initially allocated with 2KB.

Also, Each Socket's RX Buffer Block exists in one 16KB RX Memory physically and is initially allocated with 2KB.

Regardless of the allocated size of each Socket TX/RX Buffer, it can be accessible within the 16 bits offset address range (From 0x0000 to 0xFFFF).

Refer to 'Chapter 3.3' for more information about 16KB TX/RX Memory organization and access method.






Figure 20. Register & Memory Organization



# 3.1 Common Register Block

Common Register Block configures the general information of W5500 such as IP and MAC address. This block can be selected by the BSB[4:0] value of SPI Frame. Table 3 defines the offset address of registers in this block. Refer to 'Chapter 4.1' for more details about each register.

Table 3. Offset Address for Common Register

| Offset   | Register                | Offset   | Register                    | Offset | Register                   |
|----------|-------------------------|----------|-----------------------------|--------|----------------------------|
|          | Mode                    |          | Interrupt Low Level Timer   | 0x0021 | (PHAR3)                    |
| 0x0000   | (MR)                    | 0x0013   | (INTLEVELO)                 | 0x0022 | (PHAR4)                    |
|          | Gateway Address         | 0x0014   | (INTLEVEL1)                 | 0x0023 | (PHAR5)                    |
| 0x0001   | (GAR0)                  |          | Interrupt                   |        | PPP Session Identification |
| 0x0002   | (GAR1)                  | 0x0015   | (IR)                        | 0x0024 | (PSID0)                    |
| 0x0003   | (GAR2)                  |          | Interrupt Mask              | 0x0025 | (PSID1)                    |
| 0x0004   | (GAR3)                  | 0x0016   | (IMR)                       |        | PPP Maximum Segment Size   |
|          | Subnet Mask Address     |          | Socket Interrupt            | 0x0026 | (PMRU0)                    |
| 0x0005   | (SUBRO)                 | 0x0017   | (SIR)                       | 0x0027 | (PMRU1)                    |
| 0x0006   | (SUBR1)                 |          | Socket Interrupt Mask       |        | Unreachable IP address     |
| 0x0007   | (SUBR2)                 | 0x0018   | (SIMR)                      | 0x0028 | (UIPR0)                    |
| 0x0008   | (SUBR3)                 |          | Retry Time                  | 0x0029 | (UIPR1)                    |
|          | Source Hardware Address | 0x0019   | (RTR0)                      | 0x002A | (UIPR2)                    |
| 0x0009   | (SHAR0)                 | 0x001A   | (RTR1)                      | 0x002B | (UIPR3)                    |
| 0x000A   | (SHAR1)                 |          | Retry Count                 |        | Unreachable Port           |
| 0x000B   | (SHAR2)                 | 0x001B   | (RCR)                       | 0x002C | (UPORTR0)                  |
| 0x000C   | (SHAR3)                 |          | PPP LCP Request Timer       | 0x002D | (UPORTR1)                  |
| 0x000D   | (SHAR4)                 | 0x001C   | (PTIMER)                    |        | PHY Configuration          |
| 0x000E   | (SHAR5)                 |          | PPP LCP Magic number        | 0x002E | (PHYCFGR)                  |
|          | Source IP Address       | 0x001D   | (PMAGIC)                    | 0x002F |                            |
| 0x000F   | (SIPRO)                 |          | PPP Destination MAC Address | ~      | Reserved                   |
| 0x0010   | (SIPR1)                 | 0x001E   | (PHAR0)                     | 0x0038 |                            |
| 0x0011   | (SIPR2)                 | 0x001F   | (PHAR1)                     |        | Chip version               |
| 0x0012   | (SIPR3)                 | 0x0020   | (PHAR2)                     | 0x0039 | (VERSIONR)                 |
| 0x003A ~ | 0xFFFF                  | Reserved |                             |        |                            |



### 3.2 Socket Register Block

W5500 supports 8 Sockets for communication channel. Each Socket is controlled by Socket n Register Block(when  $0 \le n \le 7$ ). The n value of Socket n Register can be selected by BSB[4:0] of SPI Frame. Table 4 defines the 16bits Offset Address of registers in Socket n Register Block.

Refer to 'Chapter 4.2' for more details about each register.

Table 4. Offset Address in Socket n Register Block  $(0 \le n \le 7)$ 

| Offset | Register                 | Offset | Register                  | Offset | Register                 |
|--------|--------------------------|--------|---------------------------|--------|--------------------------|
|        | Socket n Mode            |        | Socket n Destination Port |        | Socket n TX Write        |
| 0x0000 | (Sn_MR)                  | 0x0010 | (Sn_DPORT0)               | 0x0024 | Pointer                  |
|        | Socket n Command (Sn_CR) | 0x0011 | (Sn_DPORT1)               | 0x0025 | (Sn_TX_WR0)              |
| 0x0001 |                          |        |                           |        | (Sn_TX_WR1)              |
|        |                          |        | Socket n                  |        | Socket n RX Received     |
|        | Socket n Interrupt       |        | Maximum Segment Size      | 0x0026 | Size                     |
| 0x0002 | (Sn_IR)                  | 0x0012 | (Sn_MSSR0)                | 0x0027 | (Sn_RX_RSR0)             |
|        |                          | 0x0013 | (Sn_MSSR1)                |        | (Sn_RX_RSR1)             |
|        | Socket n Status          |        |                           |        | Socket n RX Read Pointer |
| 0x0003 | (Sn_SR)                  | 0x0014 | Reserved                  | 0x0028 | (Sn_RX_RD0)              |
|        | Socket n Source Port     |        | Socket n IP TOS           | 0x0029 | (Sn_RX_RD1)              |
| 0x0004 | (Sn_PORT0)               | 0x0015 | (Sn_TOS)                  |        | Socket n RX Write        |
| 0x0005 | (Sn_PORT1)               |        | Socket n IP TTL           | 0x002A | Pointer                  |
|        | Socket n Destination     | 0x0016 | (Sn_TTL)                  | 0x002B | (Sn_RX_WR0)              |
|        | Hardware Address         |        |                           |        | (Sn_RX_WR1)              |
| 0x0006 | (Sn_DHAR0)               | 0x0017 |                           |        | Socket n Interrupt Mask  |
| 0x0007 | (Sn_DHAR1)               | ~      | Reserved                  | 0x002C | (Sn_IMR)                 |
| 0x0008 | (Sn_DHAR2)               | 0x001D |                           |        | Socket n Fragment        |
| 0x0009 | (Sn_DHAR3)               |        | Socket n Receive Buffer   |        | Offset in IP header      |
| 0x000A | (Sn_DHAR4)               | 0x001E | Size                      | 0x002D | (Sn_FRAG0)               |
| 0x000B | (Sn_DHAR5)               |        | (Sn_RXBUF_SIZE)           | 0x002E | (Sn_FRAG1)               |
|        |                          |        | Socket n                  | l      |                          |
|        |                          | 0x001F | Transmit Buffer Size      |        | Keep alive timer         |
|        |                          |        | (Sn_TXBUF_SIZE)           | 0x002F | (Sn_KPALVTR)             |
|        | Socket n                 |        | Socket n TX Free Size     |        |                          |
|        | Destination IP Address   | 0x0020 | (Sn_TX_FSR0)              | 0x0030 | Reserved                 |
| 0x000C | (Sn_DIPR0)               | 0x0021 | (Sn_TX_FSR1)              | ~      |                          |
| 0x000D | (Sn_DIPR1)               |        | Socket n TX Read Pointer  | 0xFFFF |                          |
| 0x000E | (Sn_DIPR2)               | 0x0022 | (Sn_TX_RD0)               |        |                          |
| 0x000F | (Sn_DIPR3)               | 0x0023 | (Sn_TX_RD1)               |        |                          |



#### 3.3 Memory

W5500 has one 16KB TX memory for Socket n TX Buffer Blocks and one 16KB RX memory for Socket n RX buffer Blocks.

16KB TX memory is initially allocated in 2KB size for each Socket TX Buffer Block (2KB X 8 = 16KB). The initial allocated 2KB size of Socket n TX Buffer can be re-allocated by using 'Socket n TX Buffer Size Register (Sn\_TXBUF\_SIZE)'.

Once all Sn\_TXBUF\_SIZE registers have been configured, Socket TX Buffer is allocated with the configured size of 16KB TX Memory and is assigned sequentially from Socket 0 to Socket 7. Its physical memory address is automatically determined in 16KB TX memory. Therefore, the total sum of Sn\_TXBUF\_SIZE should be not exceed 16 in case of error in data transmission.

The 16KB RX memory allocation method is the same as the 16KB TX memory allocation method. 16KB RX memory is initially allocated into 2KB size for each Socket RX Buffer Block (2KB X 8 = 16KB). The initial allocated 2KB size of Socket n RX Buffer can be re-allocated by using 'Socket n RX Buffer Size Register (Sn\_RXBUF\_SIZE)'.

When all Sn\_RXBUF\_SIZE registers have been configured, the Socket RX Buffer is allocated with the configured size in 16KB RX Memory and is assigned sequentially from Socket 0 to Socket 7. The physical memory address of the Socket RX Buffer is automatically determined in 16KB RX memory. Therefore, the total sum of Sn\_RXBUF\_SIZE should not exceed 16, data reception error will occur if exceeded. For 16KB TX/RX memory allocation, refer to Sn\_TXBUF\_SIZE & Sn\_RXBUF\_SIZE in

The Socket n TX Buffer Block allocated in 16KB TX memory is buffer for saving data to be transmitted by host. The 16bits Offset Address of Socket n TX Buffer Block has 64KB address space ranged from 0x0000 to 0xFFFF, and it is configured with reference to 'Socket n TX Write Pointer Register (Sn\_TX\_WR)' & 'Socket n TX Read Pointer Register(Sn\_RX\_RD)'. However, the 16bits Offset Address automatically converts into the physical address to be accessible in 16KB TX memory such as Figure 20. Refer to 'Chapter 4.2' for Sn\_TX\_WR & Sn\_TX\_RD.

The Socket n RX Buffer Block allocated in 16KB RX memory is buffer for saving the received data through the Ethernet. The 16bits Offset Address of Socket n RX Buffer Block has 64KB address space ranged from 0x0000 to 0xFFFF, and it is configured with reference to 'Socket n RX RD Pointer Register (Sn\_RX\_RD)' & 'Socket n RX Write Pointer Register (Sn\_RX\_WR)'. However, the 16bits Offset Address automatically converts into the physical address to be accessible in 16KB RX memory such as Figure 20. Refer to 'Chapter 4.2' for Sn\_RX\_RD & Sn\_RX\_WR.

'Chapter 4.2'.



# 4 Register Descriptions

### 4.1 Common Registers

MR (Mode Register) [R/W]  $[0x0000] [0x00]^2$ 

MR is used for S/W reset, ping block mode and PPPoE mode.

| 7   | 6        | 5   | 4  | 3     | 2        | 1    | 0        |  |
|-----|----------|-----|----|-------|----------|------|----------|--|
| RST | Reserved | WOL | РВ | PPPoE | Reserved | FARP | Reserved |  |

| Bit | Symbol   | Description   |
|-----|----------|---|
| 7   | RST      | If this bit is '1', All internal registers will be initialized. It will be  |
|     | K31      | automatically cleared as '0' after S/W reset.   |
| 6   | Reserved | Reserved  |
|     |          | Wake on LAN   |
|     |          | 0 : Disable WOL mode  |
|     |          | 1 : Enable WOL mode   |
| 5   | WOL      | If WOL mode is enabled and the received magic packet over UDP has been normally processed, the Interrupt PIN (INTn) asserts to low. When using WOL mode, the UDP Socket should be opened with any source port number. (Refer to Socket n Mode Register (Sn_MR) for opening Socket.)  Notice: The magic packet over UDP supported by W5500 consists of 6 bytes synchronization stream ('OxFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF |
|     | PB       | Ping Block Mode   |
| 4   |          | 0 : Disable Ping block  |
|     |          | 1 : Enable Ping block   |
|     |          | If the bit is '1', it blocks the response to a ping request.  |
|     |          | PPPoE Mode  |
| 3   | PPPoE    | 0 : Disable PPPoE mode  |
|     |          | 1 : Enable PPPoE mode   |
|     |          | If you use ADSL, this bit should be '1'.  |
| 2   | Reserved | Reserved  |
| 1   | FARP     | Force ARP   |

<sup>&</sup>lt;sup>2</sup> Register Notation: [Read/Write/ReadClearWrite1] [Address] [Reset value]; ReadClearWrite1 (RCW1) Software can read as well as clear this bit by writing 1. Writing '0' has no effect on the bit value.



|   |          | 0 : Disable Force ARP mode   |
|---|----------|--|
|   |          | 1 : Enable Force ARP mode  |
|   |          | In Force ARP mode, It forces on sending ARP Request whenever data is |
|   |          | sent.  |
| 0 | Reserved | Reserved   |

#### GAR (Gateway IP Address Register) [R/W] [0x0001 - 0x0004] [0x00]

GAR configures the default gateway address.

#### Ex) In case of "192.168.0.1"

| 0x0001     | 0x0002     | 0x0003   | 0x0004   |  |
|------------|------------|----------|----------|--|
| 192 (0xC0) | 168 (0xA8) | 0 (0x00) | 1 (0x01) |  |

#### SUBR (Subnet Mask Register) [R/W] [0x0005 - 0x0008] [0x00]

SUBR configures the subnet mask address.

#### Ex) In case of "255.255.255.0"

| 0x0005     | 0x0006     | 0x0007     | 0x0008   |  |  |
|------------|------------|------------|----------|--|--|
| 255 (0xFF) | 255 (0xFF) | 255 (0xFF) | 0 (0x00) |  |  |

#### SHAR (Source Hardware Address Register) [R/W] [0x0009 - 0x000E] [0x00]

SHAR configures the source hardware address.

#### Ex) In case of "00.08.DC.01.02.03"

| 0x0009 | 0x000A | 0×000B | 0x000C | 0x000D | 0x000E |  |
|--------|--------|--------|--------|--------|--------|--|
| 0x00   | 0x08   | 0xDC   | 0x01   | 0x02   | 0x03   |  |

#### SIPR (Source IP Address Register) [R/W] [0x000F - 0x0012] [0x00]

SIPR configures the source IP address.

#### Ex) In case of "192.168.0.2"

| 0x000F     | 0x0010     | 0x0011   | 0x0012   |  |
|------------|------------|----------|----------|--|
| 192 (0xC0) | 168 (0xA8) | 0 (0x00) | 2 (0x02) |  |



#### INTLEVEL (Interrupt Low Level Timer Register) [R/W] [0x0013 - 0x0014] [0x0000]

INTLEVEL configures the Interrupt Assert Wait Time ( $I_{AWT}$ ). When the next interrupt occurs, Interrupt PIN (INTn ) will assert to low after INTLEVEL time.

$$I_{AWT} = (INTLEVEL + 1) \times \frac{1}{PLL_{clk}^3} \times 4$$
 (when INTLEVEL > 0)

Equation 1 Interrupt Assert Wait Time




Figure 21. INTLEVEL Timing

a. When Timeout Interrupt of Socket 0 is occurred, S0\_IR[3] & SIR[0] bit set as '1' and then INTn PIN is asserted to low.

b. When the connection interrupt of Socket 1 is occurred before the previous interrupt processing is not completed, S1\_IR[0] & SIR[1] bits set as '1' and INTn PIN is still low.

c. If the host processed the previous interrupt completely by clearing the SO\_IR[3] bit, INTn PIN is de-asserted to high but S1\_IR[0] & SIR[1] is still set as '1'.

d. Although S1\_IR[0] & SIR[1] bit is set as '1', the INTn can't be asserted to low during INTLEVEL time. After the INTLEVEL time expires, the INTn will be asserted to low.

 $<sup>^3</sup>$   $PLL_{clk}$  is 150MHz



#### IR (Interrupt Register) [R/W] [0x0015] [0x00]

IR indicates the interrupt status. Each bit of IR can be cleared when the host writes '1' value to each bit. If IR is not equal to '0x00', INTn PIN is asserted low until it is '0x00'.

| 7        | 6       | 5     | 4  | 3        | 2        | 1        | 0        |
|----------|---------|-------|----|----------|----------|----------|----------|
| CONFLICT | UNREACH | PPPoE | MP | Reserved | Reserved | Reserved | Reserved |

| Bit | Symbol   | Description  |  |  |  |  |
|-----|----------|--|--|--|--|--|
|     |          | IP Conflict  |  |  |  |  |
| 7   | CONFLICT | Bit is set as '1' when own source IP address is same with the sender |  |  |  |  |
|     |          | IP address in the received ARP request.                              |  |  |  |  |
|     |          | Destination unreachable  |  |  |  |  |
|     |          | When receiving the ICMP (Destination port unreachable) packet,       |  |  |  |  |
| 6   | UNREACH  | this bit is set as '1'.  |  |  |  |  |
| O   |          | When this bit is '1', Destination Information such as IP address and |  |  |  |  |
|     |          | Port number may be checked with the corresponding UIPR &             |  |  |  |  |
|     |          | UPORTR.  |  |  |  |  |
| 5   | PPPoE    | PPPoE Connection Close   |  |  |  |  |
| 3   | PPPOE    | When PPPoE is disconnected during PPPoE mode, this bit is set.       |  |  |  |  |
|     |          | Magic Packet   |  |  |  |  |
| 4   | MP       | When WOL mode is enabled and receives the magic packet over          |  |  |  |  |
|     |          | UDP, this bit is set.  |  |  |  |  |
| 3~0 | Reserved | Reserved   |  |  |  |  |



#### IMR (Interrupt Mask Register) [R/W][0x0016][0x00]

IMR is used to mask interrupts. Each bit of IMR corresponds to each bit of IR. When a bit of IMR is '1' and the corresponding bit of IR is '1', an interrupt will be issued. In other words, if a bit of IMR is '0', an interrupt will not be issued even if the corresponding bit of IR is '1'.

| 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
|--------|--------|--------|--------|----------|----------|----------|----------|
| IM_IR7 | IM_IR6 | IM_IR5 | IM_IR4 | Reserved | Reserved | Reserved | Reserved |

| Bit | Symbol   | Description                                  |
|-----|----------|--|
|     |          | IP Conflict Interrupt Mask                   |
| 7   | IM_IR7   | 0: Disable IP Conflict Interrupt             |
|     |          | 1: Enable IP Conflict Interrupt              |
|     |          | Destination unreachable Interrupt Mask       |
| 6   | IM_IR6   | 0: Disable Destination unreachable Interrupt |
|     |          | 1: Enable Destination unreachable Interrupt  |
|     |          | PPPoE Close Interrupt Mask                   |
| 5   | IM_IR5   | 0: Disable PPPoE Close Interrupt             |
|     |          | 1: Enable PPPoE Close Interrupt              |
|     |          | Magic Packet Interrupt Mask                  |
| 4   | IM_IR4   | 0: Disable Magic Packet Interrupt            |
|     |          | 1: Enable Magic Packet Interrupt             |
| 3~0 | Reserved | Reserved                                     |



### SIR (Socket Interrupt Register) [R/W] [0x0017] [0x00]

SIR indicates the interrupt status of Socket. Each bit of SIR be still '1' until Sn\_IR is cleared by the host. If Sn\_IR is not equal to '0x00', the n-th bit of SIR is '1' and INTn PIN is asserted until SIR is '0x00'.

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| S7_INT | S6_INT | S5_INT | S4_INT | S3_INT | S2_INT | S1_INT | S0_INT |

| Bit | Symbol | Description  |
|-----|--------|--|
| 7   |        | When the interrupt of Socket n occurs, the n-th bit of SIR becomes |
| ~   | Sn_INT | <b>'1'</b> .   |
| 0   |        |  |

#### SIMR (Socket Interrupt Mask Register) [R/W] [0x0018] [0x00]

Each bit of SIMR corresponds to each bit of SIR. When a bit of SIMR is '1' and the corresponding bit of SIR is '1', Interrupt will be issued. In other words, if a bit of SIMR is '0', an interrupt will be not issued even if the corresponding bit of SIR is '1'.

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| S7_IMR | S6_IMR | S5_IMR | S4_IMR | S3_IMR | S2_IMR | S1_IMR | SO_IMR |

| Bit | Symbol | Description                         |
|-----|--------|-------------------------------------|
| 7   |        | Socket n(Sn_INT) Interrupt Mask     |
| ~   | Sn_IMR | 0: Disable Socket n Interrupt       |
| 0   |        | 1: Enable Socket <i>n</i> Interrupt |



#### RTR (Retry Time-value Register) [R/W] [0x0019 - 0x001A] [0x07D0]

RTR configures the retransmission timeout period. The unit of timeout period is 100us and the default of RTR is '0x07D0' or '2000'. And so the default timeout period is 200ms(100us X 2000).

During the time configured by RTR, W5500 waits for the peer response to the packet that is transmitted by Sn\_CR(CONNECT, DISCON, CLOSE, SEND, SEND\_MAC, SEND\_KEEP command). If the peer does not respond within the RTR time, W5500 retransmits the packet or issues timeout.

Ex) When timeout-period is set as 400ms, RTR = (400ms / 1ms) X 10 = 4000(0x0FA0)

| 0x0019 | 0x001A |
|--------|--------|
| 0x0F   | 0xA0   |

#### RCR (Retry Count Register) [R/W] [0x001B] [0x08]

RCR configures the number of time of retransmission. When retransmission occurs as many as 'RCR+1', Timeout interrupt is issued (Sn\_IR[TIMEOUT] = '1').

**Ex)** 
$$RCR = 0x0007$$

| 0x001B |  |
|--------|--|
| 0x07   |  |

The timeout of W5500 can be configurable with RTR and RCR. W5500 has two kind timeout such as Address Resolution Protocol (ARP) and TCP retransmission.

At the ARP (Refer to RFC 826, <a href="http://www.ietf.org/rfc.html">http://www.ietf.org/rfc.html</a>) retransmission timeout, W5500 automatically sends ARP-request to the peer's IP address in order to acquire MAC address information (used for communication of IP, UDP, or TCP). While waiting for ARP-response from the peer, if there is no response during the configured RTR time, a temporary timeout is occurred and ARP-request is retransmitted. It is repeated as many as 'RCR + 1' times. Even after the ARP-request retransmissions are repeated as 'RCR+1' and there is no response to the ARP-request, the final timeout is occurred and Sn\_IR(TIMEOUT) becomes '1'. The time of final timeout (ARP<sub>TO</sub>) of ARP-request is as below.

$$ARP_{TO} = (RTR \times 0.1ms) \times (RCR + 1)$$

At the TCP packet retransmission timeout, W5500 transmits TCP packets (SYN, FIN, RST, DATA packets) and waits for the acknowledgement (ACK) during the configured RTR time and RCR. If there is no ACK from the peer, a temporary timeout occurs and



the TCP packet is retransmitted. The retransmission is repeated as many as 'RCR+1'. Even after TCP retransmission is repeated as 'RCR+1' and there is no response to the TCP retransmission, the final timeout is occurred and Sn\_IR(TIMEOUT) becomes '1'. The time of final timeout (TCPTO) of TCP retransmission is as below.

$$TCP_{TO} = \left(\sum_{N=0}^{M} (RTR \times 2^{N}) + \left((RCR - M) \times RTR_{MAX}\right)\right) \times 0.1ms$$

N: Retransmission count,  $0 \le N \le M$ 

M : Minimum value when RTR x  $2^{(M+1)} > 65535$  and  $0 \le M \le RCR$ 

RTRMAX: RTR x 2<sup>M</sup>

**Ex)** When RTR = 2000(0x07D0), RCR = 8(0x0008),

 $ARP_{TO} = 2000 \times 0.1 \text{ms} \times 9 = 1800 \text{ms} = 1.8 \text{s}$ 

 $TCP_{TO} = (0x07D0+0x0FA0+0x1F40+0x3E80+0x7D00+0xFA00+0xFA00+0xFA00+0xFA00) X 0.1 ms$ 

= 318000 X 0.1ms = 31.8s

### PTIMER (PPP Link Control Protocol Request Timer Register) [R/W] [0x001C] [0x0028]

PTIMER configures the time for sending LCP echo request. The unit of time is 25ms.

Ex) in case that PTIMER is 200,

$$200 * 25(ms) = 5000(ms) = 5$$
 seconds

#### PMAGIC (PPP Link Control Protocol Magic number Register) [R/W] [0x001D] [0x00]

PMAGIC configures the 4bytes magic number to be used in LCP echo request.

Ex) PMAGIC = 0x01

LCP Magic number = 0x01010101



#### PHAR (Destination Hardware Address Register in PPPoE mode)

#### [R/W] [0x001E-0x0023] [0x0000]

PHAR should be written to the PPPoE server hardware address acquired in PPPoE connection process

Ex) In case that destination hardware address is 00:08:DC:12:34:56

| 0x001E | 0x001F | 0x0020 | 0x0021 | 0x0022 | 0x0023 |  |
|--------|--------|--------|--------|--------|--------|--|
| 0x00   | 0x08   | 0xDC   | 0x12   | 0x34   | 0x56   |  |

#### PSID (Session ID Register in PPPoE mode) [R/W] [0x0024-0x0025] [0x0000]

PSID should be written to the PPPoE sever session ID acquired in PPPoE connection process.

Ex) In case that Session ID is 0x1234

| 0x0024    | 0025     |
|-----------|----------|
| 18 (0x12) | 52(0x34) |

#### PMRU (Maximum Receive Unit in PPPoE mode) [R/W] [0x0026-0x0027] [0xFFFF]

PMRU configures the maximum receive unit of PPPoE.

Ex) in case that maximum receive unit in PPPoE is 0x1234

| 0x0026    | 0027      |
|-----------|-----------|
| 18 (0x12) | 52 (0x34) |



# UIPR (Unreachable IP Address Register) [R] [0x0028-0x002B] [0x00000000] UPORTR (Unreachable Port Register) [R] [0x002C-0x002D] [0x0000]

W5500 receives an ICMP packet(Destination port unreachable) when data is sent to a port number which socket is not open and UNREACH bit of IR becomes '1' and UIPR & UPORTR indicates the destination IP address & port number respectively.

#### Ex) In case of "192.168.0.11"

| 0x0028     | 0x0029     | 0x002A   | 0x002B    |
|------------|------------|----------|-----------|
| 192 (0xC0) | 168 (0xA8) | 0 (0x00) | 11 (0x0E) |

### Ex) In case of "0x1234"

| 0x002C    | 002D     |
|-----------|----------|
| 18 (0x12) | 52(0x34) |



### PHYCFGR (W5500 PHY Configuration Register) [R/W] [0x002E] [0b10111XXX]

PHYCFGR configures PHY operation mode and resets PHY. In addition, PHYCFGR indicates the status of PHY such as duplex, Speed, Link.

| Bit | Symbol | Description  |  |  |  |  |
|-----|--------|--|--|--|--|--|
|     |        | Reset [R/W]  |  |  |  |  |
| 7   | RST    | When this bit is '0', internal PHY is reset.                         |  |  |  |  |
|     |        | After PHY reset, it should be set as '1'.                            |  |  |  |  |
|     |        | Configure PHY Operation Mode   |  |  |  |  |
|     |        | 1: Configure with OPMDC[2:0] in PHYCFGR                              |  |  |  |  |
|     |        | 0: Configure with the H/W PINs(PMODE[2:0])                           |  |  |  |  |
|     |        | This bit configures PHY operation mode with OPMDC[2:0] bits or       |  |  |  |  |
| ,   | OPMD   | PMODE[2:0] PINs. When W5500 is reset by POR or RSTn PIN, PHY         |  |  |  |  |
| 6   | OPMD   | operation mode is configured with PMODE[2:0] PINs by default.        |  |  |  |  |
|     |        | After POR or RSTn reset, user can re-configure PHY operation         |  |  |  |  |
|     |        | mode with OPMDC[2:0]. If user wants to re-configure with             |  |  |  |  |
|     |        | OPMDC[2:0], it should reset PHY by setting the RST bit to '0' after  |  |  |  |  |
|     |        | the user configures this bit as '1' and OPMDC[2:0].                  |  |  |  |  |
|     |        | Operation Mode Configuration Bit[R/W]                                |  |  |  |  |
|     |        | These bits select the operation mode of PHY such as following table. |  |  |  |  |
|     |        | 5 4 3 Description  |  |  |  |  |
|     | OPMDC  | 0 0 0 10BT Half-duplex, Auto-negotiation disabled                    |  |  |  |  |
|     |        | 0 0 1 10BT Full-duplex, Auto-negotiation disabled                    |  |  |  |  |
| 5~3 |        | 0 1 0 100BT Half-duplex, Auto-negotiation disabled                   |  |  |  |  |
|     |        | 0 1 1 100BT Full-duplex, Auto-negotiation disabled                   |  |  |  |  |
|     |        | 1 0 0 100BT Half-duplex, Auto-negotiation enabled                    |  |  |  |  |
|     |        | 1 0 1 Not used   |  |  |  |  |
|     |        | 1 1 0 Power Down mode  |  |  |  |  |
|     |        | 1 1 1 All capable, Auto-negotiation enabled                          |  |  |  |  |
| 2   | DPX    | Duplex Status [Read Only]  |  |  |  |  |
|     |        | 1: Full duplex   |  |  |  |  |
|     |        | 0: Half duplex   |  |  |  |  |
| 1   | SPD    | Speed Status [Read Only]   |  |  |  |  |
|     |        | 1: 100Mpbs based   |  |  |  |  |
|     |        | 0: 10Mpbs based  |  |  |  |  |
| 0   | LNK    | Link Status [Read Only]  |  |  |  |  |
|     |        | 1: Link up   |  |  |  |  |
|     |        | 0: Link down   |  |  |  |  |



## VERSIONR (W5500 Chip Version Register) [R] [0x0039] [0x04]

VERSIONR always indicates the W5500 version as 0x04.



## 4.2 Socket Registers

## Sn<sup>4</sup>\_MR (Socket n Mode Register) [R/W] [0x0000] [0x00]

Sn\_MR configures the option or protocol type of Socket n.

| 7      | 6      | 5       | 4      | 3  | 2  | 1  | 0  |  |
|--------|--------|---------|--------|----|----|----|----|--|
| MULTI/ | BCASTB | ND / MC | UCASTB | P3 | P2 | D1 | P0 |  |
| MFEN   | DCASID | /MMB    | MIP6B  | P3 | PZ | PI | PU |  |

| Bit | Symbol | Description   |
|-----|--------|---|
|     |        | Multicasting in UDP mode  |
|     |        | 0 : disable Multicasting  |
|     |        | 1 : enable Multicasting   |
|     |        | This bit is applied only during UDP $mode(P[3:0] = '0010')$ .             |
|     |        | To use multicasting, Sn_DIPR & Sn_DPORT should be respectively configured |
|     |        | with the multicast group IP address & port number before Socket n is      |
|     |        | opened by OPEN command of Sn_CR   |
| 7   | MULTI/ | MAC Filter Enable in MACRAW mode  |
|     | MFEN   | 0 : disable MAC Filtering   |
|     |        | 1 : enable MAC Filtering  |
|     |        | This bit is applied only during MACRAW mode(P[3:0] = '0100').             |
|     |        | When set as '1', W5500 can only receive broadcasting packet or packet     |
|     |        | sent to itself. When this bit is '0', W5500 can receive all packets on    |
|     |        | Ethernet. If user wants to implement Hybrid TCP/IP stack, it is           |
|     |        | recommended that this bit is set as '1' for reducing host overhead to     |
|     |        | process the all received packets.   |
|     |        | Broadcast Blocking in MACRAW and UDP mode                                 |
|     |        | 0 : disable Broadcast Blocking  |
| 6   | BCASTB | 1 : enable Broadcast Blocking   |
|     |        | This bit blocks to receive broadcasting packet during UDP mode(P[3:0] =   |
|     |        | '0010'). In addition, This bit does when MACRAW mode(P[3:0] = '0100')     |
|     |        | Use No Delayed ACK  |
| 5   | ND/MC/ | 0 : Disable No Delayed ACK option   |
| J   | MMB    | 1 : Enable No Delayed ACK option  |
|     |        | This bit is applied only during TCP mode (P[3:0] = '0001').               |

<sup>&</sup>lt;sup>4</sup>n is Socket number (0, 1, 2, 3, 4, 5, 6, 7). n is set 'SNUM[2:0]' in Control Bits sets.



|   |         | When th   | When this bit is '1', It sends the ACK packet without delay as soon as a |           |           |           |                                      |     |
|---|---------|---|--|-----------|-----------|-----------|--------------------------------------|-----|
|   |         | Data pad  | cket is r  | eceived   | from a    | peer. W   | hen this bit is 'O', It sends the AG | CK  |
|   |         | packet a  | ıfter wa   | iting for | the tim   | neout tin | ne configured by RTR.                |     |
|   |         |   |  |           |           |           |                                      |     |
|   |         | Multicast   |  |           |           |           |                                      |     |
|   |         | 0 : using IGMP version 2  |  |           |           |           |                                      |     |
|   |         | 1: using  | IGMP ve  | rsion 1   |           |           |                                      |     |
|   |         | This bit  | is appl  | ied only  | during    | UDP mod   | de(P[3:0] = '0010') and MULTI = '1   | ۱'. |
|   |         | It config   | ures the   | eversion  | n for IGA | ΛP messa  | ages (Join/Leave/Report).            |     |
|   |         | Multicas  | t Block  | ing in M  | ACRAW     | mode      |                                      |     |
|   |         | 0 : disabl  | e Multic   | ast Bloc  | king      |           |                                      |     |
|   |         | 1 : enable  | e Multic   | ast Bloc  | king      |           |                                      |     |
|   |         | This bit  | is appl  | ied only  | when M    | NACRAW    | mode(P[3:0] = '0100'). It blocks     | to  |
|   |         | receive   | the pacl   | ket with  | multica   | ast MAC   | address.                             |     |
|   |         | UNICAST   | Γ Blocki   | ng in U[  | OP mode   | 9         |                                      |     |
|   |         | 0 : disable Unicast Blocking  |  |           |           |           |                                      |     |
|   |         | 1 : enable Unicast Blocking   |  |           |           |           |                                      |     |
|   |         | This bit blocks receiving the unicast packet during UDP mode(P[3:0] = |  |           |           |           |                                      |     |
|   | LICACTO | '0010') a   | and MUL  | TI = '1'. | •         |           |                                      |     |
| 4 | UCASTB  |   |  |           |           |           |                                      |     |
|   | MIP6B   | IPv6 packet Blocking in MACRAW mode                                   |  |           |           |           |                                      |     |
|   |         | 0 : disable IPv6 Blocking   |  |           |           |           |                                      |     |
|   |         | 1 : enable IPv6 Blocking  |  |           |           |           |                                      |     |
|   |         | This bit  | is applie  | ed only o | during N  | ACRAW     | mode (P[3:0] = '0100').              |     |
|   |         | It blocks   | to recei   | ving th   | e IPv6 p  | acket.    |                                      |     |
|   |         | Protocol  |  |           |           |           |                                      |     |
| 3 | P3      | This configures the protocol mode of Socket n.                        |  |           |           |           |                                      |     |
|   |         | -   |  |           |           |           |                                      |     |
| 2 | P2      |   | P3   | P2        | P1        | P0        | Meaning                              |     |
|   |         | -   | 0  | 0         | 0         | 0         | Closed                               |     |
| 1 | P1      |   | 0  | 0         | 0         | 1         | ТСР                                  |     |
|   |         | 1   | 0  | 0         | 1         | 0         | UDP                                  |     |
| 0 | P0      |   | 0  | 1         | 0         | 0         | MACRAW                               |     |
|   |         | * MACRAW  | / mode   | should b  | e only u  | used in S | ocket 0.                             |     |



#### Sn\_CR (Socket n Command Register) [R/W] [0x0001] [0x00]

This is used to set the command for Socket n such as OPEN, CLOSE, CONNECT, LISTEN, SEND, and RECEIVE. After W5500 accepts the command, the Sn\_CR register is automatically cleared to 0x00. Even though Sn\_CR is cleared to 0x00, the command is still being processed. To check whether the command is completed or not, please check the Sn\_IR or Sn\_SR.

| Value | Symbol  | Description  |                    |  |  |  |
|-------|---------|--|--------------------|--|--|--|
|       |         | Socket n is initialized and opened according to the protocol selected in Sn_MR (P3:P0). The table below shows the value of Sn_SR corresponding to Sn_MR.   |                    |  |  |  |
| 0x01  | OPEN    | Sn_MR (P[3:0]) Sn_MR_CLOSE ('0000')  | Sn_SR              |  |  |  |
|       |         | Sn_MR_TCP ('0001')   | SOCK_INIT (0x13)   |  |  |  |
|       |         | Sn_MR_UDP ('0010')   | SOCK_UDP (0x22)    |  |  |  |
|       |         | S0_MR_MACRAW ('0100')  | SOCK_MACRAW (0x42) |  |  |  |
| 0x02  | LISTEN  | This is valid only in TCP mode (Sn_MR(P3:P0) = Sn_MR_TCP). In this mode, Socket n operates as a 'TCP server' and waits for connection-request (SYN packet) from any 'TCP client'.  The Sn_SR changes the state from SOCK_INIT to SOCKET_LISTEN.  When a 'TCP client' connection request is successfully established, the Sn_SR changes from SOCK_LISTEN to SOCK_ESTABLISHED and the Sn_IR(0) becomes '1'. But when a 'TCP client' connection request is failed, Sn_IR(3) becomes '1' and the status of Sn_SR changes to SOCK_CLOSED.   |                    |  |  |  |
| 0x04  | CONNECT | 'TCP client'. To connect, a connect, TCP server' configured by Sn_DIF & port). If the connect-request is SOCK_ESTABLISHED and the Sn_IR  The connect-request fails in the factorial of the solution of the solution of the solution of the server of the serve |                    |  |  |  |



|      | -         |   |
|------|-----------|---|
|      |           | In these cases, Sn_SR is changed to SOCK_CLOSED.                                |
|      |           | Valid only in TCP mode.   |
|      |           | Regardless of 'TCP server' or 'TCP client', the DISCON command                  |
|      |           | processes the disconnect-process ('Active close' or 'Passive close').           |
|      |           | Active close: it transmits disconnect-request(FIN packet) to the                |
|      |           | connected peer  |
|      |           | Passive close: When FIN packet is received from peer,                           |
|      |           | a FIN packet is replied back to the peer.                                       |
|      |           |   |
| 0x08 | DISCON    | When the disconnect-process is successful (that is, FIN/ACK packet is           |
|      |           | received successfully), Sn_SR is changed to SOCK_CLOSED.                        |
|      |           | Otherwise, TCP <sub>TO</sub> occurs (Sn_IR(3)='1)= and then Sn_SR is changed to |
|      |           | SOCK_CLOSED.  |
|      |           |   |
|      |           | cf> If CLOSE is used instead of DISCON, only Sn_SR is changed to                |
|      |           | SOCK_CLOSED without disconnect-process.   |
|      |           | If a RST packet is received from a peer during communication, Sn_SR             |
|      |           | is unconditionally changed to SOCK_CLOSED.                                      |
| 0x10 | CLOSE     | Close Socket n.   |
| UX10 | CLOSE     | Sn_SR is changed to SOCK_CLOSED.  |
|      |           | SEND transmits all the data in the Socket n TX buffer. For more                 |
| 0~20 | SEND      | details, please refer to Socket n TX Free Size Register (Sn_TX_FSR),            |
| 0x20 |           | Socket n, TX Write Pointer Register(Sn_TX_WR), and Socket n TX Read             |
|      |           | Pointer Register(Sn_TX_RD).   |
|      |           | Valid only in UDP mode.   |
|      |           | The basic operation is same as SEND. Normally SEND transmits data               |
|      |           | after destination hardware address is acquired by the automatic ARP-            |
| 0x21 | SEND_MAC  | process(Address Resolution Protocol). But SEND_MAC transmits data               |
|      |           | without the automatic ARP-process. In this case, the destination                |
|      |           | hardware address is acquired from Sn_DHAR configured by host,                   |
|      |           | instead of APR-process.   |
|      |           | Valid only in TCP mode.   |
|      |           | It checks the connection status by sending 1byte keep-alive packet.             |
|      |           | If the peer cannot respond to the keep-alive packet during timeout              |
| 0v22 | CEND NEED | time, the connection is terminated and the timeout interrupt will               |
| 0x22 | SEND_KEEP | occur.  |
|      |           |   |
|      |           |   |
|      |           |   |
|      |           | 1   |



| 0x40 | RECV | RECV completes the processing of the received data in Socket n RX Buffer by using a RX read pointer register (Sn_RX_RD).  For more details, refer to Socket n RX Received Size Register |
|------|------|---|
|      |      | (Sn_RX_RSR), Socket n RX Write Pointer Register (Sn_RX_WR), and   |
|      |      | Socket n RX Read Pointer Register (Sn_RX_RD).   |

#### Sn\_IR (Socket n Interrupt Register) [RCW1] [0x0002] [0x00]

Sn\_IR indicates the status of Socket Interrupt such as establishment, termination, receiving data, timeout). When an interrupt occurs and the corresponding bit of Sn\_IMR is '1', the corresponding bit of Sn\_IR becomes '1'.

In order to clear the Sn\_IR bit, the host should write the bit to '1'.

| 7        | 6        | 5        | 4       | 3       | 2    | 1      | 0   | _ |
|----------|----------|----------|---------|---------|------|--------|-----|---|
| Reserved | Reserved | Reserved | SEND_OK | TIMEOUT | RECV | DISCON | CON |   |

| Bit         | Symbol   | Description   |
|-------------|----------|---|
| 7~5         | Reserved | Reserved  |
| 4           | SEND_OK  | Sn_IR(SENDOK) Interrupt   |
| <del></del> | SEIND_OK | This is issued when SEND command is completed.                      |
| 3           | TIMEOUT  | Sn_IR(TIMEOUT) Interrupt  |
|             | TIMEOUT  | This is issued when $ARP_{TO}$ or $TCP_{TO}$ occurs.                |
| 2           | RECV     | Sn_IR(RECV) Interrupt   |
|             |          | This is issued whenever data is received from a peer.               |
| 1           | DISCON   | Sn_IR(DISCON) Interrupt   |
|             |          | This is issued when FIN or FIN/ACK packet is received from a peer.  |
|             |          | Sn_IR(CON) Interrupt  |
| 0           | CON      | This is issued one time when the connection with peer is successful |
|             |          | and then Sn_SR is changed to SOCK_ESTABLISHED.                      |



### Sn\_SR (Socket n Status Register) [R] [0x0003] [0x00]

Sn\_SR indicates the status of Socket n. The status of Socket n is changed by Sn\_CR or some special control packet as SYN, FIN packet in TCP.

| Value | Symbol           | Description   |
|-------|------------------|---|
| 0x00  | SOCK_CLOSED      | This indicates that Socket n is released.                     |
|       |                  | When DISCON, CLOSE command is ordered, or when a timeout      |
|       |                  | occurs, it is changed to SOCK_CLOSED regardless of previous   |
|       |                  | status.   |
| 0x13  | SOCK_INIT        | This indicates Socket n is opened with TCP mode.              |
|       |                  | It is changed to SOCK_INIT when Sn_MR (P[3:0]) = '0001' and   |
|       |                  | OPEN command is ordered.                                      |
|       |                  | After SOCK_INIT, user can use LISTEN /CONNECT command.        |
| 0x14  | SOCK_LISTEN      | This indicates Socket n is operating as 'TCP server' mode and |
|       |                  | waiting for connection-request (SYN packet) from a peer       |
|       |                  | ('TCP client').   |
|       |                  | It will change to SOCK_ESTALBLISHED when the connection-      |
|       |                  | request is successfully accepted.                             |
|       |                  | Otherwise it will change to SOCK_CLOSED after TCPTO           |
|       |                  | occurred (Sn_IR(TIMEOUT) = '1').                              |
| 0x17  | SOCK_ESTABLISHED | This indicates the status of the connection of Socket n.      |
|       |                  | It changes to SOCK_ESTABLISHED when the 'TCP SERVER'          |
|       |                  | processed the SYN packet from the 'TCP CLIENT' during         |
|       |                  | SOCK_LISTEN, or when the CONNECT command is successful.       |
|       |                  | During SOCK_ESTABLISHED, DATA packet can be transferred       |
|       |                  | using SEND or RECV command.                                   |
| 0x1C  | SOCK_CLOSE_WAIT  | This indicates Socket n received the disconnect-request (FIN  |
|       |                  | packet) from the connected peer. This is half-closing status, |
|       |                  | and data can be transferred. For full-closing, DISCON         |
|       |                  | command is used. But For just-closing, CLOSE command is       |
|       |                  | used.   |
| 0x22  | SOCK_UDP         | This indicates Socket n is opened in UDP mode(Sn_MR(P[3:0])   |
|       |                  | = '0010').  |
|       |                  | It changes to SOCK_UDP when Sn_MR(P[3:0]) = '0010') and       |
|       |                  | OPEN command is ordered.                                      |
|       |                  | Unlike TCP mode, data can be transfered without the           |
|       |                  | connection-process.   |
|       |                  |   |
|       |                  |   |



| 0x42 | SOCK_MACRAW | This indicates Socket 0 is opened in MACRAW mode           |
|------|-------------|--|
|      |             | $(S0\_MR(P[3:0]) = '0100')$ and is valid only in Socket 0. |
|      |             | It changes to SOCK_MACRAW when SO_MR(P[3:0] = '0100' and   |
|      |             | OPEN command is ordered.                                   |
|      |             | Like UDP mode socket, MACRAW mode Socket 0 can transfer    |
|      |             | a MAC packet (Ethernet frame) without the connection-      |
|      |             | process.   |

The following table shows a temporary status indicated during changing the status of Socket n.

| Value | Symbol          | Description  |
|-------|-----------------|--|
| 0x15  | SOCK_SYNSENT    | This indicates Socket n sent the connect-request packet      |
|       |                 | (SYN packet) to a peer.                                      |
|       |                 | It is temporarily shown when Sn_SR is changed from           |
|       |                 | SOCK_INIT to SOCK_ESTABLISHED by CONNECT command.            |
|       |                 | If connect-accept(SYN/ACK packet) is received from the       |
|       |                 | peer at SOCK_SYNSENT, it changes to SOCK_ESTABLISHED.        |
|       |                 | Otherwise, it changes to SOCK_CLOSED after TCPTO             |
|       |                 | (Sn_IR[TIMEOUT] = '1') is occurred.                          |
| 0x16  | SOCK_SYNRECV    | It indicates Socket n successfully received the connect-     |
|       |                 | request packet (SYN packet) from a peer.                     |
|       |                 | If socket n sends the response (SYN/ACK packet) to the       |
|       |                 | peer successfully, it changes to SOCK_ESTABLISHED. If        |
|       |                 | not, it changes to SOCK_CLOSED after timeout occurs          |
|       |                 | (Sn_IR[TIMEOUT] = '1').                                      |
| 0x18  | SOCK_FIN_WAIT   | These indicate Socket n is closing.                          |
|       | 50514 51 051115 | These are shown in disconnect-process such as active-close   |
| 0x1A  | SOCK_CLOSING    | and passive-close.   |
| 0X1B  | SOCK_TIME_WAIT  | When Disconnect-process is successfully completed, or        |
|       |                 | when timeout occurs, these change to SOCK_CLOSED.            |
| 0X1D  | SOCK_LAST_ACK   | This indicates Socket n is waiting for the response (FIN/ACK |
|       |                 | packet) to the disconnect-request (FIN packet) by passive-   |
|       |                 | close.   |
|       |                 | It changes to SOCK_CLOSED when Socket n received the         |
|       |                 | response successfully, or when timeout occurs                |
|       |                 | (Sn_IR[TIMEOUT] = '1').                                      |



#### Sn\_PORT (Socket n Source Port Register) [R/W] [0x0004-0x0005] [0x0000]

Sn\_PORT configures the source port number of Socket n. It is valid when Socket n is used in TCP/UDP mode. It should be set before OPEN command is ordered.

Ex) In case of Socket 0 Port = 5000(0x1388), configure as below,

| 0x0004 | 0x0005 |
|--------|--------|
| 0x13   | 0x88   |

#### Sn\_DHAR (Socket n Destination Hardware Address Register)

#### [R/W] [0x0006-0x000B] [0xFFFFFFFFF]

Sn\_DHAR configures the destination hardware address of Socket n when using SEND\_MAC command in UDP mode or it indicates that it is acquired in ARP-process by CONNECT/SEND command.

Ex) In case of Socket 0 Destination Hardware address = 08.DC.00.01.02.10, configure as below.

| 0x0006 | 0x0007 | 8000x0 | 0x0009 | 0x000A | 0x000B |  |
|--------|--------|--------|--------|--------|--------|--|
| 0x08   | 0xDC   | 0x00   | 0x01   | 0x02   | 0x0A   |  |

#### Sn\_DIPR (Socket n Destination IP Address Register)

#### [R/W] [0x000C-0x000F] [0x00000000]

Sn\_DIPR configures or indicates the destination IP address of Socket n. It is valid when Socket n is used in TCP/UDP mode.

In TCP client mode, it configures an IP address of 'TCP server' before CONNECT command.

In TCP server mode, it indicates an IP address of 'TCP client' after successfully establishing connection.

In UDP mode, it configures an IP address of peer to be received the UDP packet by SEND or SEND\_MAC command.

Ex) In case of Socket 0 Destination IP address = 192.168.0.11, configure as below.

| 0x000C |            | 0x000D     | 0x000E   | 0x000F    |
|--------|------------|------------|----------|-----------|
|        | 192 (0xC0) | 168 (0xA8) | 0 (0x00) | 11 (0x0B) |

#### Sn\_DPORT (Socket n Destination Port Register) [R/W] [0x0010-0x0011] [0x00]

Sn\_DPORT configures or indicates the destination port number of Socket n. It is valid when Socket n is used in TCP/UDP mode.

In TCP client mode, it configures the listen port number of 'TCP server' before CONNECT command.



In TCP server mode, it indicates the port number of 'TCP client' after successfully establishing connection.

In UDP mode, it configures the port number of peer to be transmitted the UDP packet by SEND/SEND\_MAC command.

Ex) In case of Socket 0 Destination Port = 5000(0x1388), configure as below,

| 0x0010 | 0x0011 |
|--------|--------|
| 0x13   | 0x88   |

#### Sn\_MSSR (Socket n Maximum Segment Size Register) [R/W] [0x0012-0x0013] [0x0000]

This register is used for MSS (Maximum Segment Size) of TCP, and the register displays MSS set by the other party when TCP is activated in Passive Mode.

Ex) In case of Socket 0 MSS = 1460 (0x05B4), configure as below,

| 0x0012 | 0x0013 |
|--------|--------|
| 0x05   | 0xB4   |

#### Sn\_TOS (Socket n IP Type of Service Register) [R/W] [0x0015] [0x00]

Sn\_TOS configures the TOS(Type Of Service field in IP Header) of Socket n.

It is set before OPEN command.

For more the details, refer to <a href="http://www.iana.org/assignments/ip-parameters">http://www.iana.org/assignments/ip-parameters</a>.

#### Sn\_TTL (Socket n TTL Register) [R/W] [0x0016] [0x80]

Sn\_TTL configures the TTL(Time To Live field in IP header) of Socket n.

It is set before OPEN command.

For more the details, refer to <a href="http://www.iana.org/assignments/ip-parameters">http://www.iana.org/assignments/ip-parameters</a>.

#### Sn\_RXBUF\_SIZE (Socket n RX Buffer Size Register) [R/W] [0x001E] [0x02]

Sn\_RXBUF\_SIZE configures the RX buffer block size of Socket n. Socket n RX Buffer Block size can be configured with 1,2,4,8, and 16 Kbytes. If a different size is configured, the data cannot be normally received from a peer.

Although Socket n RX Buffer Block size is initially configured to 2Kbytes, user can reconfigure its size using Sn\_RXBUF\_SIZE. The total sum of Sn\_RXBUF\_SIZE cannot be exceed 16Kbytes. When exceeded, the data reception error is occurred.

When all Sn\_RXBUF\_SIZE have been configured, Socket n RX Buffer is allocated with the configured size in 16KB RX Memory and is assigned sequentially from Socket 0 to Socket 7.



Socket n RX Buffer Block can be accessible with the 16bits Offset Address ranged from 0x0000 to 0xFFFF regardless of the configured size. (Refer to Sn\_RX\_RD & Sn\_RX\_WR).

| Value (dec) | 0   | 1   | 2   | 4   | 8   | 16   |
|-------------|-----|-----|-----|-----|-----|------|
| Buffer size | 0KB | 1KB | 2KB | 4KB | 8KB | 16KB |

#### Ex) Socket 0 RX Buffer Size = 8KB

| 0x001E |  |
|--------|--|
| 0x08   |  |

#### Sn\_TXBUF\_SIZE (Socket n TX Buffer Size Register) [R/W] [0x001F] [0x02]

Sn\_TXBUF\_SIZE configures the TX buffer block size of Socket n. Socket n TX Buffer Block size can be configured with 1,2,4,8, and 16 Kbytes. If a different size is configured, the data can't be normally transmitted to a peer.

Although Socket n TX Buffer Block size is initially configured to 2Kbytes, user can be re-configure its size using Sn\_TXBUF\_SIZE. The total sum of Sn\_TXBUF\_SIZE cannot be exceed 16Kbytes. When exceeded, the data transmission error is occurred.

When all Sn\_TXBUF\_SIZE have been configured, Socket n TX Buffer is allocated with the configured size in 16KB TX Memory and is assigned sequentially from Socket 0 to Socket 7.

Socket n TX Buffer Block can be accessible with 16bits Offset Address ranged from 0x0000 to 0xFFFF regardless of the configured size. (Refer to  $Sn_TX_WR$  &  $Sn_TX_RD$ ).

| Value (dec) | 0   | 1   | 2   | 4   | 8   | 16   |
|-------------|-----|-----|-----|-----|-----|------|
| Buffer size | 0KB | 1KB | 2KB | 4KB | 8KB | 16KB |

Ex) Socket 0 TX Buffer Size = 4KB

| 0x001F |  |
|--------|--|
| 0x04   |  |

### Sn\_TX\_FSR (Socket n TX Free Size Register) [R] [0x0020-0x0021] [0x0800]

Sn\_TX\_FSR indicates the free size of Socket n TX Buffer Block. It is initialized to the configured size by Sn\_TXBUF\_SIZE. Data bigger than Sn\_TX\_FSR should not be saved in the Socket n TX Buffer because the bigger data overwrites the previous saved data not yet sent. Therefore, check before saving the data to the Socket n TX Buffer, and if data is equal or smaller than its checked size, transmit the data with



SEND/SEND\_MAC command after saving the data in Socket n TX buffer. But, if data is bigger than its checked size, transmit the data after dividing into the checked size and saving in the Socket n TX buffer.

If Sn\_MR(P[3:0]) is not TCP mode('0001'), it is automatically calculated as the difference between 'Socket n TX Write Pointer (Sn\_TX\_WR)' and 'Socket n TX Read Pointer (Sn\_TX\_RD)'.

If Sn\_MR(P[3:0]) is TCP mode('0001'), it is automatically calculated as the difference between Sn\_TX\_WR and the internal ACK pointer which indicates the point of data is received already by the connected peer.

**Ex)** In case of 2048(0x0800) in S0\_TX\_FSR,

| 0x0020 | 0x0021 |
|--------|--------|
| 0x08   | 0x00   |

**Note**) Because this register for representing the size information is 16 bits, it is impossible to read all bytes at the same time. Before 16 bit-read operation is not completed, the value may be changed.

Therefore, it is recommended that you read all 16-bits twice or more until getting the same value.

#### Sn\_TX\_RD (Socket n TX Read Pointer Register) [R] [0x0022-0x0023] [0x0000]

Sn\_TX\_RD is initialized by OPEN command. However, if Sn\_MR(P[3:0]) is TCP mode('0001'), it is re-initialized while connecting with TCP.

After its initialization, it is auto-increased by SEND command. SEND command transmits the saved data from the current Sn\_TX\_RD to the Sn\_TX\_WR in the Socket n TX Buffer. After transmitting the saved data, the SEND command increases the Sn\_TX\_RD as same as the Sn\_TX\_WR.

If its increment value exceeds the maximum value 0xFFFF, (greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value.

#### Sn\_TX\_WR (Socket n TX Write Pointer Register) [R/W] [0x0024-0x0025] [0x0000]

Sn\_TX\_WR is initialized by OPEN command. However, if Sn\_MR(P[3:0]) is TCP mode('0001'), it is re-initialized while connecting with TCP.

It should be read or to be updated like as follows.

- 1. Read the starting address for saving the transmitting data.
- 2. Save the transmitting data from the starting address of Socket n TX buffer.



- 3. After saving the transmitting data, update Sn\_TX\_WR to the increased value as many as transmitting data size. If the increment value exceeds the maximum value 0xFFFF(greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value.
- 4. Transmit the saved data in Socket n TX Buffer by using SEND/SEND command

#### Sn\_RX\_RSR (Socket n Received Size Register) [R] [0x0026-0x0027] [0x0000]

Sn\_RX\_RSR indicates the data size received and saved in Socket n RX Buffer. Sn\_RX\_RSR does not exceed the Sn\_RXBUF\_SIZE and is calculated as the difference between 'Socket n RX Write Pointer (Sn\_RX\_WR)' and 'Socket n RX Read Pointer (Sn\_RX\_RD)'.

Ex) In case of 2048(0x0800) in S0\_RX\_RSR,

| 0x0026 | 0x0027 |  |
|--------|--------|--|
| 0x08   | 0x00   |  |

**Note)** Because this register for representing the size information is 16 bits, it is impossible to read all bytes at the same time. Before 16 bit-read operation is not completed, the value may be changed.

Therefore, it is recommended that you read all 16-bits twice or more until getting the same value.

#### Sn\_RX\_RD (Socket n RX Read Data Pointer Register) [R/W] [0x0028-0x0029] [0x0000]

Sn\_RX\_RD is initialized by OPEN command. Make sure to be read or updated as follows.

- 1. Read the starting save address of the received data
- 2. Read data from the starting address of Socket n RX Buffer.
- 3. After reading the received data, Update Sn\_RX\_RD to the increased value as many as the reading size. If the increment value exceeds the maximum value 0xFFFF, that is, is greater than 0x10000 and the carry bit occurs, update with the lower 16bits value ignored the carry bit.
- 4. Order RECV command is for notifying the updated Sn\_RX\_RD to W5500.

Ex) In case of 2048(0x0800) in S0\_RX\_RD,

| 0x0028 | 0x0029 |
|--------|--------|
| 0x08   | 0x00   |

#### Sn\_RX\_WR (Socket n RX Write Pointer Register) [R] [0x002A-0x002B] [0x0000]



Sn\_RX\_WR is initialized by OPEN command and it is auto-increased by the data reception.

If the increased value exceeds the maximum value 0xFFFF, (greater than 0x10000 and the carry bit occurs), then the carry bit is ignored and will automatically update with the lower 16bits value.

#### Ex) In case of 2048(0x0800) in S0\_RX\_WR,

| 0x002A | 0x002B |  |
|--------|--------|--|
| 0x08   | 0x00   |  |

#### Sn\_IMR (Socket n Interrupt Mask Register) [R/W] [0x002C] [0xFF]

Sn\_IMR masks the interrupt of Socket n. Each bit corresponds to each bit of Sn\_IR. When a Socket n Interrupt is occurred and the corresponding bit of Sn\_IMR is '1', the corresponding bit of Sn\_IR becomes '1'.

When both the corresponding bit of Sn\_IMR and Sn\_IR are '1' and the n-th bit of SIR is '1', Host is interrupted by asserted INTn PIN to low.

| 7        | 6        | 5        | 4       | 3       | 2    | 1      | 0   |  |
|----------|----------|----------|---------|---------|------|--------|-----|--|
| Reserved | Reserved | Reserved | SEND_OK | TIMEOUT | RECV | DISCON | CON |  |

| Bit | Symbol   | Description                   |  |
|-----|----------|-------------------------------|--|
| 7~5 | Reserved | Reserved                      |  |
| 4   | SENDOK   | Sn_IR(SENDOK) Interrupt Mask  |  |
| 3   | TIMEOUT  | Sn_IR(TIMEOUT) Interrupt Mask |  |
| 2   | RECV     | Sn_IR(RECV) Interrupt Mask    |  |
| 1   | DISCON   | Sn_IR(DISCON) Interrupt Mask  |  |
| 0   | CON      | Sn_IR(CON) Interrupt Mask     |  |

#### Sn\_FRAG (Socket n Fragment Register) [R/W] [0x002D-0x002E] [0x4000]

Sn\_FRAG configures the FRAG(Fragment field in IP header).

### Ex) Sn\_FRAG0 = 0x0000 (Don't Fragment)

| 0x002D | 0x002E |
|--------|--------|
| 0x00   | 0x00   |



#### Sn\_KPALVTR (Socket n Keep Alive Time Register) [R/W] [0x002F] [0x00]

Sn\_KPALVTR configures the transmitting timer of 'KEEP ALIVE(KA)' packet of SOCKETn. It is valid only in TCP mode, and ignored in other modes. The time unit is 5s.

KA packet is transmittable after Sn\_SR is changed to SOCK\_ESTABLISHED and after the data is transmitted or received to/from a peer at least once.

In case of 'Sn\_KPALVTR > 0', W5500 automatically transmits KA packet after time-period for checking the TCP connection (Auto-keepalive-process).

In case of 'Sn\_KPALVTR = 0', Auto-keep-alive-process will not operate, and KA packet can be transmitted by SEND\_KEEP command by the host (Manual-keep-alive-process). Manual-keep-alive-process is ignored in case of 'Sn\_KPALVTR > 0'.

| Ex) Sn_KPALVTR = 10 (Keep Alive packet | will be transmitted every | 50 seconds.) |
|--|---------------------------|--------------|
|  | 0x002F                    |              |

0x0A

57 / 66



## 5 Electrical Specifications

## 5.1 Absolute Maximum Ratings

| Symbol            | Parameter                    | Rating      | Unit |
|-------------------|------------------------------|-------------|------|
| $V_{DD}$          | DC Supply voltage            | -0.5 to 4.6 | ٧    |
| V <sub>IN</sub>   | DC input voltage             | -0.5 to 6   | ٧    |
| V <sub>OUT</sub>  | DC output voltage            | -0.5 to 4.6 | ٧    |
| I <sub>IN</sub>   | DC input current             | ±5          | mA   |
| T <sub>OP</sub>   | Operating temperature        | -40 to +85  | °C   |
| T <sub>JMAX</sub> | Maximum junction temperature | 125         | °C   |
| T <sub>STG</sub>  | Storage temperature          | -65 to +150 | °C   |

<sup>\*</sup>COMMENT: Stressing the device beyond the 'Absolute Maximum Ratings' may cause permanent damage.

## 5.2 Absolute Maximum Ratings (Electrical Sensitivity)

### Electrostatic discharge (ESD)

| Symbol    | Parameter               | Test Condition        | Class | Maximum value(1) | Unit |
|-----------|-------------------------|-----------------------|-------|------------------|------|
| VESD(HBM) | Electrostatic discharge | TA = +25 °C           | 2     | 2000             | ٧    |
|           | voltage (human body     | conforming to MIL-STD |       |                  |      |
|           | model)                  | 883F Method 3015.7    |       |                  |      |
| VESD(MM)  | Electrostatic discharge | TA = +25 °C           | В     | 200              | ٧    |
|           | voltage (man machine    | conforming to JEDEC   |       |                  |      |
|           | model)                  | EIA/JESD22 A115-A     |       |                  |      |
| VESD(CDM) | Electrostatic discharge | TA = +25 °C           | III   | 500              | ٧    |
|           | voltage (charge device  | conforming to JEDEC   |       |                  |      |
|           | model)                  | JESD22 C101-C         |       |                  |      |

### Static latchup

| Symbol | Parameter             | Test Condition         | Class | Maximum value(1) | Unit |
|--------|-----------------------|------------------------|-------|------------------|------|
| LU     | Static latch-up class | TA = +25 °C conforming | I     | ≥ ±200           | mA   |
|        |                       | to JESD78A             |       |                  |      |



## 5.3 DC Characteristics

(Test Condition: Ta = -40 to  $85^{\circ}$ C)

| Symbol                         | Parameter            | Test Condition          | Min   | Тур  | Max  | Unit |
|--------------------------------|----------------------|-------------------------|-------|------|------|------|
| $V_{DD}$                       | Supply voltage       | Apply VDD, AVDD         | 2.97  | 3.3  | 3.63 | ٧    |
| $V_{IH}$                       | High level input     |                         | 2.0   |      | 5.5  | ٧    |
|                                | voltage              |                         |       |      |      |      |
| $V_{IL}$                       | Low level input      |                         | - 0.3 |      | 0.8  | V    |
|                                | voltage              |                         |       |      |      |      |
| $V_{T}$                        | Threshold point      | All inputs except XI    | 1.30  | 1.41 | 1.53 | V    |
| $V_{T^{\scriptscriptstyle +}}$ | Schmitt trig Low to  | All inputs except XI    | 1.53  | 1.64 | 1.73 | V    |
|                                | High Threshold       |                         |       |      |      |      |
|                                | point                |                         |       |      |      |      |
| $V_{T-}$                       | Schmitt trig High to | All inputs except XI    | 0.95  | 1.02 | 1.09 | ٧    |
|                                | Low Threshold point  |                         |       |      |      |      |
| TJ                             | Junction             |                         | -40   | 25   | 125  | °C   |
|                                | temperature          |                         |       |      |      |      |
| IL                             | Input Leakage        |                         |       |      | ±1   | μΑ   |
|                                | Current              |                         |       |      |      |      |
| $R_{PU}$                       | Pull-up Resistor     | SCSn, RSTn, PMODE[2:0]  | 62    | 77   | 112  | Kohm |
| $R_{PD}$                       | Pull-down Resistor   | RSVD(Pin 23, Pin 38 ~   | 48    | 85   | 174  | Kohm |
|                                |                      | Pin 42)                 |       |      |      |      |
| V <sub>OL</sub>                | Low level output     | IOL = 8mA,              |       |      | 0.4  | V    |
|                                | voltage              | All outputs except XO   |       |      |      |      |
| V <sub>OH</sub>                | High level output    | IOH = 8mA,              | 2.4   |      |      | V    |
|                                | voltage              | All outputs except XO   |       |      |      |      |
| I <sub>OL</sub>                | Low level output     | VOL = 0.4V, All outputs | 8.6   | 13.9 | 18.9 | mA   |
|                                | Current              | except XO               |       |      |      |      |
| I <sub>OH</sub>                | High level output    | VOH = 2.4V, All outputs | 12.5  | 26.9 | 47.1 | mA   |
|                                | Current              | except XO               |       |      |      |      |
| I <sub>DD1</sub>               | Supply Current       | VDD=3.3V, AVDD=3.3V,    |       | 132  |      | mA   |
|                                | (Normal operation    | Ta = 25°C               |       |      |      |      |
|                                | mode)                |                         |       |      |      |      |
| I <sub>DD2</sub>               | Supply Current       | PHY Power Down mode,    |       | 13   |      | mA   |
|                                | (Power Down mode)    | VDD=3.3V, AVDD=3.3V,    |       |      |      |      |
|                                |                      | Ta = 25°C               |       |      |      |      |



## 5.4 Power Dissipation

(Test Condition: VDD=3.3V, AVDD=3.3V, Ta = 25°C)

| Condition                       | Min | Тур | Max | Unit |
|---------------------------------|-----|-----|-----|------|
| 100M Link                       | -   | 128 | -   | mA   |
| 10M Link                        | -   | 75  | -   | mA   |
| Un-Link (Auto-negotiation mode) | -   | 65  | •   | mA   |
| 100M Transmitting               | -   | 132 | -   | mA   |
| 10M Transmitting                | -   | 79  | -   | mA   |
| Power Down mode                 | -   | 13  | -   | mA   |

## 5.5 AC Characteristics

## 5.5.1 Reset Timing




Figure 22. Reset Timing

| Symbol          | Symbol Description                |   | Max  |
|-----------------|-----------------------------------|---|------|
| $T_RC$          | T <sub>RC</sub> Reset Cycle Time  |   | -    |
| T <sub>PL</sub> | RSTn to internal PLOCK (PLL Lock) | - | 1 ms |

## 5.5.2 Wake up Time

Voltage Regulator Wake up Time: 10us

## 5.5.3 Crystal Characteristics

| Parameter                     | Range            |
|-------------------------------|------------------|
| Frequency                     | 25 MHz           |
| Frequency Tolerance (at 25 ℃) | ±30 ppm          |
| Shunt Capacitance             | 7pF Max          |
| Drive Level                   | 59.12uW          |
| Load Capacitance              | 18pF             |
| Aging (at $25^{\circ}$ )      | ±3ppm / year Max |



### 5.5.4 SPI Timing




Figure 23. SPI Timing

| Symbol           | Description              | Min | Max                     | Units |
|------------------|--------------------------|-----|-------------------------|-------|
| F <sub>SCK</sub> | SCK Clock Frequency      |     | 80/33.3 <sup>5</sup>    | MHz   |
| T <sub>WH</sub>  | SCK High Time            | 6   |                         | ns    |
| T <sub>WL</sub>  | SCK Low Time             | 6   |                         | ns    |
| T <sub>CS</sub>  | SCSn High Time           | 30  |                         | ns    |
| T <sub>CSS</sub> | SCSn Setup Time          | 5   | -                       | ns    |
| T <sub>CSH</sub> | SCSn Hold Time           | 5   |                         | ns    |
| T <sub>DS</sub>  | Data In Setup Time       | 3   |                         | ns    |
| T <sub>DH</sub>  | Data In Hold Time        | 3   |                         | ns    |
| T <sub>ov</sub>  | Output Valid Time        |     | 5                       | ns    |
| T <sub>OH</sub>  | Output Hold Time         | 0   |                         | ns    |
| T <sub>CHZ</sub> | SCSn High to Output Hi-Z |     | <b>2.1</b> <sup>6</sup> | ns    |

Even though theoretical design speed is 80MHz, the signal in the high speed may be distorted because of the circuit crosstalk and the length of the signal line. The minimum guaranteed speed of the SCLK is 33.3 MHz which was tested and measured with the stable waveform.

Please refer to the SPI Application Note which shows the WIZnet test environment and results.

<sup>&</sup>lt;sup>5</sup> Theoretical Guaranteed Speed

<sup>&</sup>lt;sup>6</sup> 2.1ns is when pn loaded with 30pF. The time is shorter with lower capacitance.



### 5.5.5 Transformer Characteristics

| Parameter  | Transmit End | Receive End |
|------------|--------------|-------------|
| Turn Ratio | 1:1          | 1:1         |
| Inductance | 350 uH       | 350 uH      |




Figure 24. Transformer Type

### 5.5.6 MDIX

W5500 does not support auto-MDIX feature.

Thus, user should use straight-through cables to connect to other switches or routers and crossover cables to connect to devices such as servers, workstations or another W5500. However, user can use either type of cable to connect to other devices with auto-MDIX enabled, and the interface automatically corrects for any incorrect cabling.



## 6 IR Reflow Temperature Profile (Lead-Free)

Moisture Sensitivity Level: 3

Dry Pack Required: Yes

| Average Ramp-Up Rate                             | 3° C/second max. |
|--|------------------|
| (Ts <sub>max</sub> to Tp)                        |                  |
| Preheat  |                  |
| - Temperature Min (Ts <sub>min</sub> )           | 150 °C           |
| - Temperature Max (Ts <sub>max</sub> )           | 200 °C           |
| - Time (ts <sub>min</sub> to ts <sub>max</sub> ) | 60-120 seconds   |
| Time maintained above:                           |                  |
| - Temperature (TL)                               | 217 °C           |
| - Time (tL)                                      | 60-150 seconds   |
| Peak/Classification Temperature (Tp)             | 265 + 0/-5°C     |
| Time within 5 °C of actual Peak Temperature (tp) | 30 seconds       |
| Ramp-Down Rate                                   | 6 °C/second max. |
| Time 25 °C to Peak Temperature                   | 8 minutes max.   |







Figure 25. IR Reflow Temperature



## 7 Package Descriptions







#### Note

- 1. These dimensions do not include mold protrusion.
- 2. ( ) is reference.
- 3. [ ] is ass'y out quality.
- 4. UNIT: mm

Figure 26. Package Dimensions



## **Document History Information**

| Version    | Date      | Descriptions   |
|------------|-----------|--|
| Ver. 1.0.0 | 1AUG2013  | Initial Release  |
| Ver. 1.0.1 | 13SEP2013 | Corrected duplicated statements and typing errors (P.14, 23, 24, 28, 39, 51)  Corrected descriptions (P.35)  |
| Ver. 1.0.2 | 14NOV2013 | <ol> <li>Changed "descriptions of pin at 1.1 Pin Descriptions" (P.10)</li> <li>from It must be tied to GND to NC(PIN38-42)</li> <li>Corrected typing error:</li> <li>from 0x02 to 0x42 value of SOCK_MACRAW at 4.2 Socket Registers (P.50)</li> </ol>  |
| Ver. 1.0.3 | 29MAY2014 | 1. Corrected "Sn_MSSR at 4.2 Socket Register"(P.53) wrong descriptions of Sn_MSSR about FMTU/MTU   |
| Ver. 1.0.4 | 13JUN2014 | <ol> <li>Added Note about reading size register value (P.56, 58)</li> <li>Added IR Reflow Temperature Profile (P.66)</li> </ol>  |
| Ver. 1.0.5 | 10NOV2014 | <ol> <li>Added description for MISO pin (P.11)</li> <li>The SCSn signal defines MISO pin output value.</li> <li>Modified the register notation (P.33), Modified the register notation "Sn_IR at 4.2 Socket Register" (P.49)</li> <li>from [R] to [RCW1]</li> <li>Corrected typing error:</li> <li>from DICON to DISCON of Sn_SR at 4.2 Socket Register (P.50)</li> </ol> |
| Ver. 1.0.6 | 30DEC2014 | 1. Corrected typing error:  from 0x02 to 0x42 value of SOCK_MACRAW "Sn_CR at 4.2 Socket Registers"(P.47)   |
| Ver. 1.0.7 | 24FEB2016 | 1. Corrected $I_{AWT}$ (Interrupt Assert Wait Time) (P.34) 2. Notice the information of $PLL_{clk}^{3}$ (P.34)   |
| Ver. 1.0.8 | 19MAY2017 | Corrected Driver Level Range Unit uW/MHz to uW (5.5.3 Crystal Characteristics) (P.60)  |
| Ver. 1.0.9 | 22MAY2019 | <ol> <li>Corrected Sn_IMR Description (P.55)</li> <li>Corrected Junction temperature Min value T<sub>J</sub> (P.57)</li> </ol>   |



3. Added Maximum junction temperature  $T_{JMAX}$  (P.58)

## **Copyright Notice**

Copyright 2013 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <a href="mailto:support@wiznet.co.kr">support@wiznet.co.kr</a>
Sales & Distribution: <a href="mailto:sales@wiznet.co.kr">sales@wiznet.co.kr</a>

For more information, visit our website at <a href="http://www.wiznet.co.kr">http://www.wiznet.co.kr</a>