spi_regs.md 2025-07-27

SPI Registers

Created with Corsair v1.0.4.

Conventions

Access mode	Description
ΓW	Read and Write
rw1c	Read and Write 1 to Clear
rw1s	Read and Write 1 to Set
го	Read Only
гос	Read Only to Clear
roll	Read Only / Latch Low
rolh	Read Only / Latch High
wo	Write only
WOSC	Write Only / Self Clear

Register map summary

Base address: 0x00000000


Name	Address	Description	
SPI_CTRL	0x00000000	SPI CONTROL REGISTER	
SPI_STAT	0x00000004	SPI STATUS REGISTER	
SPI DATA	0x00000008	SPI DATA REGISTER	

SPI_CTRL

SPI CONTROL REGISTER

Address offset: 0x00000000

Reset value: 0x00000000



Name Bits Mode Reset Description

spi_regs.md 2025-07-27

Name	Bits	Mode	Reset	Description
-	31:16	-	0x0000	Reserved
CS	15:12	ΓW	0x0	Chip Select
CLK_DIV	11:4	ΓW	0x00	Clock Divider for SPI Clock Generation
СРНА	3	ΓW	0x0	Clock Phase
CPOL	2	ΓW	0x0	Clock Polarity
MASTER_EN	1	ΓW	0x0	Enable SPI as Master (0 -> Slave / 1 -> Master)
SPI_EN	0	ΓW	0x0	Enable SPI


Back to Register map.

SPI_STAT

SPI STATUS REGISTER

Address offset: 0x00000004

Reset value: 0x00000005



Name	Bits	Mode	Reset	Description
-	31:5	-	0x000000	Reserved
BUSY	4	ΓΟ	0x0	SPI is busy
RX_DONE	3	ГОС	0x0	Receiver Done
RX_RDY	2	ΓΟ	0x1	Receiver Ready
TX_DONE	1	гос	0x0	Transmitter Done
TX_RDY	0	го	0x1	Transmitter Ready

Back to Register map.


SPI_DATA

SPI DATA REGISTER

Address offset: 0x00000008

Reset value: 0x00000000

spi_regs.md 2025-07-27



Name	Bits	Mode	Reset	Description
-	31:16	-	0x0000	Reserved
RX_DATA	15:8	ΓΟ	0x00	SPI RX Data
TX_DATA	7:0	wo	0x00	SPI TX Data

Back to Register map.