

# **RTL FILE of SAP1 Processor Project**

## **(Modified Processor)**

**Group:- G7**

**Team:-**

- |                   |           |
|-------------------|-----------|
| 1. Ibrahim Samy   | Section 1 |
| 2. Yahia Mohammed | Section 4 |
| 3. Yahia Shaban   | Section 4 |
| 4. Youssef Samy   | Section 4 |

**Instructions Table:-**

Instruction	Opcode	Memory Access	Meaning
LDA	000	Yes (5-bti address)	Load Memory Word to ACC
ADD	001	Yes (5-bti address)	Add Memory Word to ACC
SUB	010	Yes (5-bti address)	Sub Memory Word from ACC
SHIFT LEFT	011	No	Shift the ACC to Left
SHIFT RIGHT	100	No	Shift the ACC to Right
OUT	101	No	Move the ACC content to Out register
HLT	111	No	Stop program execution

Instruction	Time Signal	Phase	Micro-Operation	CP <sub>H</sub>	EP <sub>H</sub>	LM <sub>L</sub>	CE <sub>L</sub>	LI <sub>L</sub>	EI <sub>L</sub>	LA <sub>L</sub>	EA <sub>H</sub>	SU <sub>ALU</sub>	EU <sub>H</sub>	LB <sub>L</sub>	LO <sub>L</sub>
XXX	T1	Fetch	MAR $\leftarrow PC$	0	1	0	1	1	1	1	0	00	0	1	1
	T2	Fetch	PC $\leftarrow PC+1$ IR $\leftarrow RAM[MAR]$	1	0	1	0	0	1	1	0	00	0	1	1
LDA	T3	Execute	MAR $\leftarrow IR(4..0)$	0	0	0	1	1	0	1	0	00	0	1	1
	T4	Execute	A $\leftarrow RAM[MAR]$ SC $\leftarrow 0$	0	0	1	0	1	1	0	0	00	0	1	1
ADD	T3	Execute	MAR $\leftarrow IR(4..0)$	0	0	0	1	1	0	1	0	00	0	1	1
	T4	Execute	B $\leftarrow RAM[MAR]$	0	0	1	0	1	1	1	0	00	0	0	1
	T5	Execute	A $\leftarrow A + B$ SC $\leftarrow 0$	0	0	1	1	1	1	0	0	00	1	1	1
SUB	T3	Execute	MAR $\leftarrow IR(4..0)$	0	0	0	1	1	0	1	0	00	0	1	1
	T4	Execute	B $\leftarrow RAM[MAR]$	0	0	1	0	1	1	1	0	00	0	0	1
	T5	Execute	A $\leftarrow A + B' + 1$ SC $\leftarrow 0$	0	0	1	1	1	1	0	0	11	1	1	1
SHIFT LEFT	T3	Execute	A $\leftarrow SLL A$ SC $\leftarrow 0$	0	0	1	1	1	1	0	0	10	1	1	1
SHIFT RIGHT	T3	Execute	A $\leftarrow SRL A$ SC $\leftarrow 0$	0	0	1	1	1	1	0	0	01	1	1	1
OUT	T3	Execute	OUT $\leftarrow A$ SC $\leftarrow 0$	0	0	1	1	1	1	1	1	00	0	1	0
HLT	T3	Execute	HALT $\leftarrow 1$	0	0	1	1	1	1	1	0	00	0	1	1