Team6_Testsyakubp_hamadeb_memberea

06-Oct-2024 12:53:28

Table of Contents

1. AccelPdl	
1.1. New Test Suite 1	2
1.1.1. AP1-1 ArbitratedPdlPos0	2
1.1.2. AP2-2 ArbitratedPdlPosEqualToPrimary	6
1.1.3. AP3-3_EffAndActualPdlPosEqualToArbPdlPos	
1.1.4. AP4-4 OTorqueNeutral	
1.1.5. AP5-5 OTorquePark	
1.1.6. AP6-6 PositiveTorque	
1.1.7. AP7-7 NegativeTorque	
1.1.8. AP8-8 DisagreementFault1	
1.1.9. AP9-9 PrimaryOutOfRangeFault1	
1.1.10. AP10-10_SecondaryOutOfRangeFault1	
1.1.11. AP11-11 AcceleratorPedalFault1	

1. AccelPdl

Test File Options

Close open figures	true
Store MATLAB figures	false
Generate report	false


1.1. New Test Suite 1

${\tt 1.1.1.}\,AP1\hbox{-}1_ArbitratedPdlPos0$

Test Details

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]			
Releases	Current			
Start Time	0			
Stop Time	33			

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start			
Stop Logging	When simulation stops			
Shift time to zero	True			

Configuration Settings Overrides

Configuration settings Do not override model settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Jame Definition I				
True	Test Arbitra- ted Position = 0	At any point of time, whenever SilmInput-Status == logical(1) EDUfault == logical(1) AccelPdl_Fault == logical(1) is true then, with no delay, ArbitPedalPos == 0 must be true				

Symbol	Scope		Metadata
AccelPedalPos	Signal		
	9	Name	Accelerator Pedal Position Pri- mary :1
		Path	AccelPdl/Accelerator Pedal Position Primary

1. AccelPdl

Symbol	Scope		N	Metadata
		Port Index	1	
		Field/Element		
BrakePedalPos	Signal			
		Name	Brake Pedal Position:1	
		Path	Aco	celPdl/Brake Pedal Position
		Port Index	1	
		Field/Element		
SilmInputStatus	Signal			_
·	J	Name	ANI	D:1
		Path AccelPdl/Simultanious Check/AND		elPdl/Simultanious Input eck/AND
		Port Index	1	
		Field/Element		
EDUfault	Signal			
		Name		EDU Fault:1
		Path		AccelPdl/EDU Fault

Symbol	Scope		Metadata		
		Port Index		1	
		Field/Element			
				_	
AccelPdl_Fault	Signal				
		Name		From:1	
		Path		AccelPdl/From	
		Port Index		1	
		Field/Element			
ArbitPedalPos	Signal				
		Name	Arbit	rated Pedal Position	
		Path		IPdl/Arbitrated Pedal Val- etermination/Switch	
		Port Index	1		
		Field/Element			

${\tt 1.1.2.}\, AP2\hbox{-}2_Arbitrated Pdl Pos Equal To Primary$


Test Details

Requirements

celerator Pedal Position Primary. Document: Accel_Pdl.slreqx

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings	Do not override model settings
------------------------	--------------------------------

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requirem ents
True	Test	At any point of time, whenever SimultaneousInput-Status == logical(0) & EDUFault == logical(0) & AccelPdIFault == logical(0) is true then, with no delay, ArbitratedPedalPosition == AcceleratorPrimaryPedalPos must be true	

Symbol	Scope		Met	adata
Simultaneou-	Signal			
sInputStatus		Name	Simult	anious Input Check:1
		Path	AccelP Check	dl/Simultanious Input
		Port Index	1	
		Field/Element		
				•
AccelPdlFault	Signal			
		Name		From:1
		Path		AccelPdl/From
		Port Index		1
		Field/Element		
EDUFault	Signal	_		
		Name	E	DU Fault:1
		Path	Д	AccelPdl/EDU Fault
		Port Index	1	
		Field/Element		

Symbol	Scope		Metadata
ArbitratedPe-	Signal		
dalPosition		Name	Arbitrated Pedal Position
		Path	AccelPdl/Arbitrated Pedal Value Determination/Switch
		Port Index	1
		Field/Element	
AcceleratorPri-	Signal		
maryPedalPos		Name	Accelerator Pedal Position Pri- mary :1
		Path	AccelPdl/Accelerator Pedal Position Primary
		Port Index	1
		Field/Element	


${\tt 1.1.3.}\,AP3\hbox{--}3_EffAndActualPdlPosEqualToArbPdlPos$

Test Details

Requirements	 Description: AP 3 Effective Pedal Position and Actual Pedal Position Must Always Equal Arbitrated Pedal Position Document: Accel_Pdl.slreqx
--------------	---

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings Do not override model settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Require ments
True	EffectivePedalPos = ArbitratedPedalPos	At any point of time, Effective- PedalPos == ArbitratedPedalPos must be true	
True	ActualPedalPos = Ar- bitratedPedalPos	At any point of time, ActualPedal- Pos == ArbitratedPedalPos must be true	

Symbol	Scope		Metadata
EffectivePedal- Pos	Signal		
	3	Name	Effective Pedal Position
		Path	AccelPdl/Primary Logic

1. AccelPdl


Symbol	Scope	Metadata		
		Port Index		1
		Field/Element		
ArbitratedPe-	Signal			
dalPos	Signal	Name	Aı	bitrated Pedal Position
		Path		ccelPdl/Arbitrated Pedal Value etermination/Switch
		Port Index	1	
		Field/Element		
ActualPedal- Pos	Signal			
POS		Name		Actual Pedal Position
		Path		AccelPdl/Primary Logic
		Port Index		2
		Field/Element		

${\tt 1.1.4.}\,AP4\hbox{-}4_0TorqueNeutral\\$

Test Details

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start		
Stop Logging	When simulation stops		
Shift time to zero	True		

Configuration Settings Overrides

Configuration settings	Do not override model settings
------------------------	--------------------------------

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requireme nts
True	Assess- ment1	At any point of time, whenever Arbitra- tedPdIPos ~= 0 & GearSelector == 5 is true then, with no delay, WheelTorque == 0 must be true	

Symbol	Scope			Metadata
GearSelector	Signal			1
		Name		Gear Selector:1
		Path		AccelPdl/Gear Selector
		Port Index		1
		Field/Element		
WheelTorque	Signal			
		Name		WhlTrqCmd
		Path		AccelPdl/Primary Logic
		Port Index		3
		Field/Element		
ArbitratedPdl-	Signal			
Pos		Name	Ar	bitrated Pedal Position
		Path		ccelPdl/Arbitrated Pedal Value etermination/Switch
		Port Index	1	
		Field/Element		


${\tt 1.1.5.}\,AP5\text{-}5_0TorquePark$

Test Details

Requirements	 Description: AP 5 0 torque if accelerator pedal is pressed and vehicle is in park Document: Accel_Pdl.slreqx
--------------	--

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requireme nts
True	Assess- ment1	At any point of time, whenever Arbitra- tedPdIPos ~= 0 & GearSelector == 1 is true then, with no delay, WheelTorque == 0 must be true	

Symbol	Scope			Metadata
GearSelector	Signal			
		Name		Gear Selector:1
		Path		AccelPdl/Gear Selector
		Port Index		1
		Field/Element		
WheelTorque	Signal			
		Name		WhlTrqCmd
		Path		AccelPdl/Primary Logic
		Port Index		3
		Field/Element		
ArbitratedPdl-	Signal			
Pos		Name	Ar	bitrated Pedal Position
		Path		ccelPdl/Arbitrated Pedal Value etermination/Switch
		Port Index	1	
		Field/Element		


${\bf 1.1.6.}\, AP6\text{-}6_Positive Torque$

Test Details

Requirements	Description: AP 6 Torque is positive in drive Document: Accel_Pdl.slreqx
--------------	---

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings	Do not override model settings
------------------------	--------------------------------

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requirement s
True	Assess- ment1	At any point of time, whenever GearSe-lector == 7 is true then, with no delay, WheelTorque > 0 must be true	

Symbols

Symbol	Scope		Metadata
GearSelector	Signal		
		Name	Gear Selector:1
		Path	AccelPdl/Gear Selector
		Port Index	1
		Field/Element	
WheelTorque	Signal		
		Name	WhlTrqCmd
		Path	AccelPdl/Primary Logic
		Port Index	3
		Field/Element	


1.1.7. AP7-7_NegativeTorque

Test Details

Requirements	Description: AP 7 Torque is negative in reverse Document: Accel_Pdl.slreqx
--------------	--

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings Do not override model settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requirement s
True	Assess- ment1	At any point of time, whenever GearSe-lector == 3 is true then, with no delay, WheelTorque < 0 must be true	

Symbol	Scope		Metadata
GearSelector	Signal		
		Name	Gear Selector:1
		Path	AccelPdl/Gear Selector
		Port Index	1

Symbol	Scope	Metadata	
		Field/Element	
WheelTorque	Signal		
		Name	WhlTrqCmd
		Path	AccelPdl/Primary Logic
		Port Index	3
		Field/Element	


${\tt 1.1.8.}\,AP8\hbox{-}8_Disagreement Fault 1$

Test Details

Requirements	Description: AP 8 Disagreement fault is 1 if Accelerator Pedal position primary and secondary are different Document: Accel_Pdl.slreqx
--------------	--

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings	Do not override model settings
------------------------	--------------------------------

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requireme nts
True	Assess- ment1	At any point of time, whenever AccelPed- posPri ~= AccelPedposSec is true then, with no delay, DisagreementFault == log- ical(1) must be true	

Symbol	Scope	Metadata	
AccelPedpos-	Signal		
Pri	3 3	Name	Accelerator Pedal Position Pri- mary:1
		Path	AccelPdl/Disagreement Logic/Accelerator Pedal Position Primary

Symbol	Scope		Metadata
		Port Index	1
		Field/ Element	
AccelPedpos-	Signal		
Sec		Name	Accelerator Pedal Position Secondary:1
		Path	AccelPdl/Disagreement Logic/Accelerator Pedal Position Secondary
		Port Index	1
		Field/ Element	
Disagree-	Signal		
mentFault	3	Name	NotEqual:1
		Path	AccelPdl/Disagreement Log- ic/NotEqual
		Port Index	1
		Field/Element	


${\bf 1.1.9.}\, AP9-9_PrimaryOutOfRangeFault1$

Test Details

Requirements	 Description: AP 9 Primary Out of Range Fault is 1 if Primary Pedal Position is less than 0 or greater than 100 Document: Accel_Pdl.slreqx
	Document. Accel_Ful.Sileqx

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requireme nts
True	Assess- ment1	At any point of time, whenever AccelPdl-PosPri < 0 AccelPdlPosPri > 100 is true then, with no delay, PrimaryOOR == logical(1) must be true	

Symbols

Symbol	Scope		Metadata
AccelPdlPos-	Signal		
Pri		Name	Accelerator Pedal Position Pri- mary:1
		Path	AccelPdl/OOR Logic: Primary Ped- al/Accelerator Pedal Position Pri- mary
		Port Index	1
		Field/ Element	
PrimaryOOR	Signal		
		Name	OR:1
		Path	AccelPdl/OOR Logic: Primary Ped- al/OR
		Port Index	1
		Field/Element	

${\tt 1.1.10.}\,AP10\text{--}10_SecondaryOutOfRangeFault1$


Test Details

Requirements	 Description: AP 10 Secondary Out of Range Fault is 1 if Secondary Pedal Position is less than 0 or
--------------	--

greater than 100 Document: Accel_Pdl.slreqx

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	Status
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings	Do not override model settings
------------------------	--------------------------------

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requireme nts
True	Assess- ment1	At any point of time, whenever AccelPdl-PosSec < 0 AccelPdlPosSec > 100 is true then, with no delay, SecondaryOOR == logical(1) must be true	

Symbols

Symbol	Scope	Metadata		
AccelPdlPos-	Signal			
Sec		Name	Accelerator Pedal Position Secondary:1	
		Path	AccelPdl/OOR Logic: Secondary Pedal/Accelerator Pedal Position Secondary	
		Port Index	1	
		Field/ Element		
Secondar-	Signal			
yOOR		Name	OR:1	
		Path	AccelPdl/OOR Logic: Secondary Pedal/OR	
		Port Index	1	
		Field/Element		


${\tt 1.1.11.}\,AP11\hbox{--}11\underline{\ Accelerator Pedal Fault 1}$

Test Details

Requirements

System Under Test

Model Name: AccelPdl



Simulation Settings Overrides

Simulation Mode	[Model Settings]
Releases	Current
Start Time	0
Stop Time	33

External Inputs

Name	File Path	
ModelIn- puts.mat (Active)	C:\Users\yakub\Desktop\PE- TER\Projects\pcm-dev-challenge-y3\Mode- lInputs.mat	Successfully mapped in- puts.

Output Triggers

Start Logging	On simulation start
Stop Logging	When simulation stops
Shift time to zero	True

Configuration Settings Overrides

Configuration settings Do not override model settings

Logical and Temporal Assessments

Assessments

Enabled	Name	Definition	Requirem ents
True	Assess- ment1	At any point of time, whenever PrimaryOOR == logical(1) SecondaryOOR == logical(1) PedalDisagreement == logical(1) is true then, with no delay, AccelPdlFault == logical(1) must be true	

Symbol	Scope	Metadata	
PrimaryOOR	Signal		
	3	Name	Primary Pedal OOR Fault:1
		Path	AccelPdl/Acceleraor Pedal Fault Logic/Primary Pedal OOR Fault
			Logic/Primary Pedal OOR Fault

Symbol	Scope	Metadata	
		Port Index	1
		Field/Element	
Secondar- yOOR	Signal	Name	Secondary Redal COR Faults1
		Name	Secondary Pedal OOR Fault:1
		Path	AccelPdl/Acceleraor Pedal Fault Logic/Secondary Pedal OOR Fault
		Port Index	1
		Field/Element	
PedalDisa-	Signal		
greement		Name	Pedal Disagreement Fault:1
		Path	AccelPdl/Acceleraor Pedal Fault Logic/Pedal Disagreement Fault
		Port Index	1
		Field/Element	
AccelPdl-	Signal		
Fault		Name	Accelerator Pedal Fault

1. AccelPdl

Symbol	Scope	Metadata	
		Path	AccelPdl/Acceleraor Pedal Fault Logic/OR
		Port Index	1
		Field/Element	