### **UE20CS206**

# 3<sup>rd</sup> Semester, Academic Year 2020-21

Date:

Name:YAMAN GUPTA	SRN: PES2UG21CS619	Section
\\\ook#		

Week#\_\_5\_\_\_\_

Program Number:\_\_\_1\_\_\_

Title

of the Program

# **REGISTER FILE**

Aim:

AIM: TO CONSTRUCT A REGISTER FILE, FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE.

1: Paste the Screen Shot of the source code in reg\_alu.v

```
wire [0:15] in, output wire [0:15] out);
                                                      dfrl_0(clk, reset, load,
                                                                                                                                                                                                                                                                                                                                                                               out[0]);
out[1]);
out[2]);
                                                                                                                                                                                                                                                                                                            in[
             dfrl dfrl_1(clk, reset,
dfrl dfrl_2(clk, reset,
                                                                                                                                                                                                                                                                                                                in[
                                                                                                                                                                                                                                                    load,
                                                                                                                                                                                                                                                                                                                in[
         dfrl dfrl_3(clk, reset, load, dfrl dfrl_4(clk, reset, load, dfrl dfrl_5(clk, reset, load, dfrl dfrl_6(clk, reset, load, dfrl dfrl_6(clk, reset, load, dfrl dfrl_7(clk, reset, load, dfrl dfrl_8(clk, reset, load, dfrl dfrl_8(clk, reset, load,
                                                                                                                                                                                                                                                                                                                                                                                 out[3]);
out[4]);
                                                                                                                                                                                                                                                                                                              in[
                                                                                                                                                                                                                                                                                                              in[
                                                                                                                                                                                                                                                                                                              in[
                                                                                                                                                                                                                                                                                                              in[
           dfrl dfrl_8(clk, reset, load, in[8 dfrl dfrl_9(clk, reset, load, in[9 dfrl dfrl_10(clk, reset, load, in[ dfrl dfrl_11(clk, reset, load, in[
                                                                                                                                                                                                                                                                                                                  in[8], out[8]);
in[9], out[9]);
in[10], out[10]);
in[11], out[11]);
in[12], out[12]);
in[13], out[13]);
in[14], out[14]);
in[15], out[15]);
         dfrl dfrl_11(tlk, reset, toad, dfrl dfrl_12(tlk, reset, load, dfrl dfrl_13(tlk, reset, load, dfrl dfrl_14(tlk, reset, load, dfrl dfrl_15(tlk, reset, load,
 module mux2_16 (input wire [15:0] i0, i1, input wire j, output wire [15:0] o);
mux2 mux2_0 (i0[0],i1[0],j,o[0]);
mux2 mux2_1 (i0[1],i1[1],j,o[1]);
mux2 mux2_2 (i0[2],i1[2],j,o[2]);
mux2 mux2_3 (i0[3],i1[3],j,o[3]);
mux2 mux2_4 (i0[4],i1[4],j,o[4]);
mux2 mux2_5 (i0[5],i1[5],j,o[5]);
mux2 mux2_6 (i0[6],i1[6],j,o[6]);
mux2 mux2_7 (i0[7],i1[7],j,o[7]);
mux2 mux2_7 (i0[7],i1[7],j,o[7]);
mux2 mux2_8 (i0[8],i1[8],j,o[8]);
mux2 mux2_10 (i0[1],i1[10],j,o[10]);
mux2 mux2_11 (i0[11],i1[11],j,o[11]);
mux2 mux2_12 (i0[12],i1[12],j,o[12]);
mux2 mux2_14 (i0[14],i1[14],j,o[14]);
mux2 mux2_15 (i0[15],i1[13],j,o[15]);
endmodule
module mux8_16 (input wire [0:15] i0, i1, i
    mux8 mux8_0{{i0[0], i1[0], i2[0], i3[0],
    mux8 mux8_1{{i0[1], i1[1], i2[1], i3[1],
    mux8 mux8_2{{i0[2], i1[2], i2[2], i3[2],
    mux8 mux8_3{{i0[3], i1[3], i2[3], i3[3],
    mux8 mux8_4{{i0[4], i1[4], i2[4], i3[4],
    mux8 mux8_5{{i0[5], i1[5], i2[5], i3[5],
    mux8 mux8_5{{i0[6], i1[6], i2[6], i3[6],
    mux8 mux8_7{{i0[7], i1[7], i2[7], i3[7],
    mux8 mux8_8{{i0[8], i1[8], i2[8], i3[8],
    mux8 mux8_9{{i0[9], i1[9], i2[9], i3[9],
    mux8 mux8_10{{i0[10], i1[10], i2[10], i3[10],
    mux8 mux8_11{{i0[11], i1[11], i2[11], i3[10],
    mux8 mux8_12{{i0[12], i1[12], i2[12], i3[10],
    mux8 mux8_13{{i0[13], i1[13], i2[13], i3[10],
    mux8 mux8_14{{i0[14], i1[14], i2[14], i3[10],
    mux8_14{{i0[14], i1[14], i2[14], i3[10],
    mux8_14{{i0[14], i1[14], i2[14], i3[10],
    mux8_14{{i0[14], i1[14], i2[14], i3[14],
    mux8_14{{i0[14], i1[14], i2[14], i3[14],

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          i7, input wire [0:2] j, output wire [0:15] o);
], i7[0]}, j[0], j[1], j[2], o[0]);
], i7[1]}, j[0], j[1], j[2], o[1]);
], i7[2]}, j[0], j[1], j[2], o[2]);
], i7[3]}, j[0], j[1], j[2], o[3]);
], i7[3]}, j[0], j[1], j[2], o[4]);
], i7[4]}, j[0], j[1], j[2], o[4]);
], i7[5]}, j[0], j[1], j[2], o[6]);
], i7[6]}, j[0], j[1], j[2], o[6]);
], i7[7]}, j[0], j[1], j[2], o[7]);
], i7[8]}, j[0], j[1], j[2], o[8]);
], i7[8]}, j[0], j[1], j[2], o[9]);
], i6[10], i7[10]}, j[0], j[1], j[2], o[10]);
], i6[11], i7[12]}, j[0], j[1], j[2], o[11]);
], i6[12], i7[12]}, j[0], j[1], j[2], o[13]);
], i6[14], i7[14]}, j[0], j[1], j[2], o[14]);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     i4, i5, i6,
i5[0], i6[0]
i5[1], i6[1]
i5[2], i6[2]
i5[3], i6[3],
i5[4], i6[4]
i5[5], i6[5]
i5[6], i6[6]
i5[7], i6[7]
i5[8], i6[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                 i3,
[0],
[1],
[2],
                                                                                                                                                                                                                                                                                                                                                                                                                      14[0], i5[0]

14[1], i5[1]

14[2], i5[2]

14[3], i5[3]

14[4], i5[4]

14[5], i5[6]

14[6], i5[6]

14[7], i5[7]

14[8], i5[8]

14[9], i5[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     i6[2
i6[3
i6[4
i6[4
i6[4
i6[4
i6[4
i5[1]5]1
                                                                                                                                                                                                                                                                                                                                                                                           i3[10],
i3[11],
i3[11],
i3[12],
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         i4[10],
i4[11],
```

```
mux8 mux8_14({i0[14], i1[14], i2[14], i3[14], i4[14], i5[14], i6[14], i7[14]}, j[0], j[1], j[2], o[14]);

mux8 mux8_15((i0[15], i1[15], i2[15], i3[15], i4[15], i5[15], i6[15], i7[15]}, j[0], j[1], j[2], o[15]);

sendmodute

module reg_file (input wire clk, reset, wr, input wire [0:2] rd_addr_a, rd_addr_b, wr_addr, input wire [0:15] d_in, output wire [0:15] d_out_a, d_out_b);

wire [0:7] load; wire [0:15] dout_0, dout_1, dout_2, dout_3, dout_4, dout_5, dout_6, dout_7;

dfrl_16 dfrl_16_(clk, reset, load[0], d_in, dout_1);

dfrl_16 dfrl_16_(clk, reset, load[1], d_in, dout_2);

dfrl_16 dfrl_16_(clk, reset, load[3], d_in, dout_2);

dfrl_16 dfrl_16_(clk, reset, load[3], d_in, dout_3);

dfrl_16 dfrl_16_(clk, reset, load[3], d_in, dout_5);

dfrl_10 dfrl_10_(clk, reset, load[3], d_in, dout_7, rd_addr_a, d_out_a);

mux8_16 mux8_16_(mux8_16_10(dout_0, dout_1, dout_2, dout_3, dout_4, dout_5, dout_6, dout_7, rd_addr_a, d_out_a);

mux8_16 mux8_16_(nux8_16_10(dout_0, dout_1, dout_2, dout_3, dout_4, dout_5, dout_6, dout_7, rd_addr_b, d_out_b);

endmodule

module reg_alu (input wire clk, reset, sel, wr, input wire [15:0] d_out_a, d_out_b, output wire cout);

wire [15:0] d_in_alu__d_in_reg; wire cout_0;

alu_alu_0 (op, d_out_a, d_out_b, d_out_b, d_out_b);

mux2_16_mux2_16_0 (clk, reset, vr, rd_addr_a, rd_addr_b, wr_addr, d_in_reg, d_out_a, d_out_b);

endmodule
```

# 2. Complete the truth table for all the 8 rows

sel	wr	ор	rd_a	addr_a	9	rd_a	ddr_b	)	wr_	_addr		d_in	Output
28	27	26-25	24	23	22	21	20	19	1 8	17	16	Bit15 to Bit 0	
0	1	xx	x	x	x	x	x	x	0	1	1	CDEF	Reg3=CDEF
0	1	xx	x	X	x	x	x	x	1	1	1	3210	Reg7= 3210
0	1	xx	0	1	1	1	1	1	1	0	1	4567	Reg5=4567
0	1	XX	0	0	1	1	0	1	0	0	1	BA98	Reg1=BA98
0	0	XX	0	0	1	1	0	1	0	0	1	xxxx	d_out_a=BA98 d_out_b=4567
1	1	00	0	0	1	1	0	1	0	1	0	xxxx	Reg2=4567+BA98


1	1	01	0	1	0	1	1	1	1	0	0	XXXX	Reg4 = FFFF-3210=CDEF, cout=1
1	0	01	1	0	0	1	0	0	x	x	X	xxxx	d_out_a- d_out_b= =CDEF- CDEE=0000

# 3: Paste the Screen shot of the GTKWave form

#### I. SCREENSHOT1

# **CASE1** (Write operation):


sel =0,wr=1,Write Address=011,d\_in=CDEF,
Verify in[15:0] of Register 3



#### II. SCREENSHOT 2

# **CASE2 (Write operation):**


sel =0,wr=1 ,Write Address=111,d\_in=3210,
Verify in[15:0] of Register 7



#### III. SCREENSHOT 3

# **CASE 3 (Write operation):**


sel =0,wr=1 ,rd\_addr\_a=011, rd\_addr\_b=111,wr\_addr=101, d\_in=4567,Verify in[15:0] of Register 5



#### IV. SCREENSHOT 4


# **CASE 4 (Write operation):**

sel =0,wr=1 , rd\_addr\_a=001, rd\_addr\_b=101,wr\_addr=001,
d\_in=BA98,Verify in[15:0] of Register 1




### V. SCREENSHOT 5 CASE 5 (Read operation):

sel =0,wr=0 , rd\_addr\_a=001, rd\_addr\_b=101,wr\_addr=001,




### VI. SCREENSHOT 6 CASE 6 (Write operation after addition):

sel =1,wr=1,op=00, rd\_addr\_a=001, rd\_addr\_b=101,wr\_addr=
010 d\_in = XXXX,ALU output=d\_out\_a +
d\_out\_b=4567+BA98=FFFF to be written to Reg2




# VII. SCREENSHOT 7 CASE 7(Write operation after subtraction):

sel =1,wr=1,op=01, rd\_addr\_a=010, rd\_addr\_b=111,wr\_addr= 100 d\_in = XXXX,ALU output=Reg2-Reg7=FFFF-3210=CDEF to be



# VIII. SCREENSHOT 8 CASE 8(Write operation after subtraction):

sel =1,wr=0,op=01, rd\_addr\_a=100, rd\_addr\_b=100,wr\_addr= xxx d\_in = XXXX,ALU output=Reg4-Reg4=CDEF-CDEF =0000



# Disclaimer:

The programs and output submitted is duly written, verified and executed my me.

I have not copied from any of my peers nor from the external resource such as internet.

If found plagiarized, I will abide with the disciplinary action of the University.

Signature:YAMAN GUPTA

Name:YAMAN GUPTA

SRN: PES2UG21CS619

Section: J

Date: OCT 7TH,22