Digital Design and Computer Organisation Laboratory UE20CS256

3rd Semester, Academic Year 2021-22

Date: 24 August 2022

Name: yaman gupta	SRN:	Section
	PES2UG21CS619	J
Week#1Program	Number:1	

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT AND GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE


I. Verilog Code Screenshot

```
module andgate(a,b,y);
input a,b;
output y;
assign y = a&b;
endmodule
```

II. Verilog VVP Output Screen Shot


```
C:\iverilog\bin>vvp dsnandgate.v
VCD info: dumpfile andout.vcd opened for output.
0a=0, b=0, y=0
5a=0, b=1, y=0
15a=1, b=0, y=0
30a=1, b=1, y=1
```

III. GTKWAVE Screenshot



IV. Output Table to be completed and included

2 - input AND gate



Α	В	Output
0	0	0
0	1	0
1	0	0
1	1	1

Week#	1	Program Number:	2

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT OR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE OR GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module orgate(a,b,y);
input a,b;
output y;
assign y = a|b;
endmodule
```

ANSWER-


11.

Verilog VVP Output Screen Shot ANSWER-

```
C:\iverilog\bin>vvp dsnorgate.v
VCD info: dumpfile orout.vcd opened for output.
0a=0, b=0, y=0
5a=0, b=1, y=1
15a=1, b=0, y=1
30a=1, b=1, y=1
```


III. GTKWAVE

Screenshot



IV. Output Table to be completed and included





Inp	Inputs	
A	В	C
0	0	0
0	1	1
1	0	1
1	1	1

Week#1	Program Number:
	3
	TITLE:

WRITE A VERILOG PROGRAM TO MODEL A NOT GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOT GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module notgate(a,y);
input a;
output y;
assign y = !a;
endmodule
```

ANSWER-


II. Verilog VVP Output Screen Shot

```
C:\iverilog\bin>vvp dsnnotgate.v
VCD info: dumpfile notout.vcd opened for output.
0a=0, y=1
15a=1, y=0
```

ANSWER-

III. GTKWAVE Screenshot

Answer-



IV. Output Table to be completed and included



	Syı	mbol
A —		>o- c
		$C = \overline{A}$

Truth Table		
INPUT	OUTPUT	
Α	NOT A	
0	1	

ProjectIot123.com

0

Week#	1	TITLE :	Program Number:	4
-------	---	---------	-----------------	---

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NAND GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NAND GATE TRUTH TABLE

I. Verilog Code Screenshot

```
module nandgate(a,b,y);
input a,b;
output y;
assign y = a~&b;
endmodule
```

Answer-


II. Verilog VVP Output Screen Shot

```
C:\iverilog\bin>vvp dsnnandgate.v
VCD info: dumpfile nandout.vcd opened for output.
0a=0, b=0, y=1
5a=0, b=1, y=1
15a=1, b=0, y=1
30a=1, b=1, y=0
```

ANSWER-

III. GTKWAVE

Screenshot



IV. Output Table to be completed and included



Q = A NAND B

Truth Table

Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0

Week#1	Program Number:		
	5		
	TITLE:		

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT NOR GATE.

GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING

GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOR GATE

TRUTH TABLE

I. Verilog Code Screenshot

```
module norgate(a,b,y);
input a,b;
output y;
assign y = a~|b;
endmodule
```


11.

Verilog VVP Output Screen Shot ANSWER-

```
C:\iverilog\bin>vvp dsnnorgate.v
VCD info: dumpfile norout.vcd opened for output.
0a=0, b=0, y=1
5a=0, b=1, y=0
15a=1, b=0, y=0
30a=1, b=1, y=0
```

III. GTKWAVE

Screenshot



IV. Output Table to be completed and included

Input		Output
A B		Υ
0	0	1
0	1	0
1	0	0
1	1	0

Week#	1	Program Number:	6	TITLE:

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XOR GATE.

GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING

GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE

TRUTH TABLE


I. Verilog Code Screenshot

```
module xorgate(a,b,y);
input a,b;
output y;
assign y = a^b;
endmodule
ANSWER-
```

Verilog VVP Output Screen Shot

```
C:\iverilog\bin>vvp dsnxorgate.v
VCD info: dumpfile xorout.vcd opened for output.
0a=0, b=0, y=0
5a=0, b=1, y=1
15a=1, b=0, y=1
30a=1, b=1, y=0
```

III. GTKWAVE Screenshot



IV Output Table to be completed and included

Α	В	Y	
0	0	0	
0	1	1	
1	0	1	
1	1	0	

Week#1	Program Number:	
	7	
	TITLE :	

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT XNOR GATE.
GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING
GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE
TRUTH TABLE

I. Verilog Code Screenshot


```
module xnorgate(a,b,y);
input a,b;
output y;
assign y = a~^b;
endmodule
```

ANSWER-

II. Verilog VVP Output Screen Shot

```
C:\iverilog\bin>vvp dsnxnorgate.v
VCD info: dumpfile xnorout.vcd opened for output.
0a=0, b=0, y=1
5a=0, b=1, y=0
15a=1, b=0, y=0
30a=1, b=1, y=1
```

ANSWER-



IV. Output Table to be completed and included

Symbol	Truth Table		
1400	A	В	Q
A = 1 Q 2-input Ex-NOR Gate	0	0	1
	0	1	0
	1	0	0
	1	1	1

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: YAMAN GUPTA

SRN: PES2UG21CS619

Section: J

Date: 24 August 2022