Digital Design and Computer Organization Laboratory UE21CS251A


3rd Semester, Academic Year 2022-23

Date:

	Date.	
Name: YAMAN GUPTA	SRN:PES2UG21CS619	Section
Week#2	Program Number:	1

WRITE A VERILOG PROGRAM TO MODEL A GIVEN LOGIC CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

```
module simple_circuit(A,B,C,Y);
input A,B,C;
output Y;
wire X;
and G1(X,B,C);
or G2(Y,A,X);
endmodule
```




I. Verilog Code Screenshot

II. Verilog VVP Output Screen Shot

```
Last login: Mon Aug 22 16:50:11 on console labhi@Abhisheks-MacBook-Pro ~ % cd desktop labhi@Abhisheks-MacBook-Pro desktop % cd ddcolab labhi@Abhisheks-MacBook-Pro ddcolab % iverilog -o tb_circuit1.v labhi@Abhisheks-MacBook-Pro ddcolab % vvp test

VCD info: dumpfile simple.vcd opened for output.
```




III. GTKWAVE Screenshot

IV. Output Table to be completed and included

Α	В	С	D	Е
0	0	0	1	1
0	0	1	0	0
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	1	0

Week#1	_ Program Number: _	2
	TITLE:	

WRITE A VERILOG PROGRAM TO MODEL A GIVEN LOGIC CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE




I. Verilog Code Screenshot

```
module simple_circuit(A2,B2,C2,Z);
input A2,B2,C2;
output Z;
```

```
abhi@Abhisheks-MacBook-Pro ddcolab % iverilog -o tb_circuit2.v circuit2.v abhi@Abhisheks-MacBook-Pro ddcolab % vvp test VCD info: dumpfile simple.vcd opened for output.

0A=0,B=0,C=0,D=1,E=1
20A=0,B=0,C=1,D=0,E=0
40A=0,B=1,C=1,D=0,E=0
80A=1,B=0,C=1,D=0,E=0
80A=1,B=0,C=1,D=0,E=0
120A=1,B=0,C=1,D=0,E=0
120A=1,B=1,C=1,D=1,E=1
140A=1,B=1,C=1,D=1,E=0
abhi@Abhisheks-MacBook-Pro ddcolab % ■
```

II. Verilog VVP Output Screen Shot



III. GTKWAVE Screenshot

IV. Output Table to be completed and included

Α	В	С	D	Е
0	0	0	1	1
0	0	1	0	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	0
1	0	1	0	0

1	1	0	1	0
1	1	1	1	0

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.

• If found plagiarized, I will abide with the disciplinary action of the University.

Signature: YAMAN GUPTA

Name:YAMAN GUPTA

SRN:PES2UG21CS619

Date:23/08/2022