

ECE 385

Spring 2021

Final Project

Flappy Fish

Nicholas Logan & Abdulganiy Sunmola

Section ABE / 03-29-2021

TA: Wenjie Pan

Introduction

Our game, Flappy Fish, recreates the popular mobile game Flappy Bird. Much of the game mechanics is the same, with pipes coming at you from the right side of the screen, coins appearing at random, and frustrating controls. However, to add a little originality and uniqueness, we added the ability to glide down to better maneuver between the pipes. To counteract any ease of playing, we've also added 3 difficulty levels ranging from normal, impossible, to more impossible. This game is a continuation from lab 6.2, where we built the SoC on the NIOS-II processor.

Game Logic

In the Flappy Fish game, you will be controlling a fish which will either move up (using the W key) or down (using the S key). The three difficulties determine the speed of the game, which is indicated by the color of a circle icon located in the top right of the game screen (green = normal, orange = impossible, and red = more impossible). A point is awarded to the player whenever the fish passes a pipe. To begin the game, you click key KEY[1] on the FPGA board when the game is in the off state (more details later). To set the difficulty, you can use the keyboard and select from numbers 1-3. The game will end once the fish hits either the pipe or the top/bottom of the borders of the game.

Implemented Features / Timeline

We were able to complete all of the baseline features in our game, on top of a few additional ones. For our first week, much of it was spent planning, researching, and coming up with pseudo code for our game logic. From there, we first started with the fish and gravity. To implement gravity, we altered the code for ball.sv and added a Counter variable that would increment on each positive edge of the clock. When Counter reaches 5, we increase the speed of the fish by 1, which simulates the motion of downward acceleration. From there, we moved to the pipe generation. To get pipes to generate at random heights, we again used a Counter variable, but this time increment it by a unique prime number for each pipe. The unpredictability of the Counter variable allowed us to simulate randomness. Next, coins were placed in between the pipes and collision logic was added so when the fish collided with the coin they would disappear. We used the same collision logic to change the game state when the fish hit a pipe or went outside the boundaries. Flappy Fish has 2 game states, off and on. This is shown in the figure below. We opted for this instead of a menu as we had difficulty with the sprite generation, and without text this would not be a feasible option. To keep track of the score, we use the FPGA board's HEX display and LEDs. This is done through software on the SoC. The left two HEX displays the current high score, while the right two displays the current score. The LEDs reflect the same thing as the right HEX display. Finally, our last feature was the difficulty levels. By pressing 1, 2, or 3 we can change the difficulty level of the game, which in our case is the speed at which the fish flies through the pipes.




Figure 1: Game logic state machine

Challenges

Unfortunately, some of the advanced features we planned on implementing into our game could not be accomplished. The most challenging one was the **sprite data** we needed to make our pipes, fish and background look more realistic. We successfully converted the background and the fish to hexadecimal data which represents the index for the palette that will draw the colors of the animation in the color_mapper.sv file. We used the png_to_palette_resizer tool provided to us as a resource to convert the png files of the animation to the hexadecimal data. Before passing it through the tool, we picked out 6 unique colors from the png files to reduce memory as we saved the sprites on the chip and made the appropriate calculations to determine the input and output allocation space, combinational logic, and memory location in the ROM sv files.

For some unknown reason, we were unable to get the sprite to show up on the screen, it just appeared as a white box. We made a test bench to make sure the color_mapper reads the RGB data so as to ensure there were no errors in reading the data, we also double checked the hexadecimal data to make sure. We also tested out other variables individually such as DrawX and DrawY to make sure our variables are working properly. Instead of using sprites, we decided to manually input the colors for each of the objects such as the fish, background, coins, pipes and others in the game using computational logic in the always_comb in the RGB_Display section.




Figure 2: Testbench simulation displaying RGB for different positions within the sprite

SV Modules

Module: lab62

Inputs: MAX10_CLK1_50, [9:0] SW, [1:0] KEY, [15:0] DRAM_DQ, [15:0] ARDUINO_IO, ARDUINO_RESET_N

Outputs: [9:0] LEDR, {[7:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 }, [12:0] DRAM_ADDR, [1:0] DRAM_BA, DRAM_CAS_N, DRAM_CKE, DRAM_CS_N, [15:0] DRAM_DQ, [1:0] DRAM_DQM, DRAM_RAS_N, DRAM_WE_N, DRAM_CLK, VGA_HS, VGA_VS, [3:0] VGA_R, [3:0] VGA_G, [3:0] VGA_B

Description: The module connects all of the components created in the Platform Designer to the wires to the physical switches, keys, and LEDs. All of the SDRAM connections, as well as I/O connections are passed in through this module. One thing we did have to change here was DRAM_LDQM and DRAM_UDQM, as well as the corresponding pin connections.

Purpose: Top-level module that integrates the NIOS II system with the rest of the hardware.

Module: HexDriver

Inputs: [3:0] In0

Outputs: [6:0] Out0

Description: This module converts 8-bit binary numbers from registers into hexadecimal by hardcoding them.

Purpose: Since the FPGA has limited LED's to display the output of the adder results, we use this module to display all our values.

Module: color_mapper

Inputs: {[9:0] BallX, BallY, PipeX, PipeY, PipeX2, PipeY2, PipeX3, PipeY3, PipeX4, PipeY4, DrawX, CoinX, CoinY, CoinX2, CoinY2, CoinX3, CoinY3, CoinX4, CoinY4, Difficulty_Flag }, Clk, Coin_Flag, Coin2_Flag, Coin3_Flag, Coin4_Flag, Blank

Outputs: { [7:0] Red, Green, Blue }

Description: The module takes in the location of each object and the location of the current draw pixel to determine what object is present and draws that color onto the screen. For the colors to appear properly, we take in the Blank flag from the VGA so we are not drawing in an invalid state.

Purpose: This module outputs everything to the VGA monitor including the 4 pipe instances, 4 coin instances, fish, sky, and ground.

Module: coin

Inputs: Reset, frame_clk, coin_stop, {[9:0] PipeX, PipeY }

Outputs: {[9:0] CoinX, CoinY}

Description: The location of the coin is determined by the location of the corresponding pipe, and moves at the same speed.

Purpose: This module controls the movement for the coin.

Module: collision_checker

Inputs: {[9:0] BallX, BallY, PipeX, PipeY, PipeX2, PipeY2, PipeX3, PipeY3, PipeX4, PipeY4, Ball_size, CoinX, CoinY, CoinX2, CoinY2, CoinX3, CoinY3, CoinX4, CoinY4}

Outputs: Collection_Flag, Collection2_Flag, Collection3_Flag, Collection4_Flag, collision

Description: The collision logic is similar to the drawing logic, in that it checks a position on the fish and sees what object is within the boundaries. We check three points on the fish : top, leftside, and bottom. This allows for less logic but all of the functionality. If the fish collides with the top or bottom of the screen or with a pipe, the collision variable is set. This notifies the game logic that it needs to move to the off state. However, if the fish collides with a coin, we instead set the collection flag of the corresponding coin and stop drawing it to the screen.

Purpose: Takes in position of all objects and sees if the fish is colliding with anything.

Module: pipe

Inputs: Reset, frame_clk, pipe_stop, {[9:0] pipe_num, pipe_speed, PipeX0, PipeY0}

Outputs: New_Pipe, {[9:0] PipeX, PipeY}

Description: The pipe moves from right to left at a constant speed. There are four pipe instances, and once a pipe passes the left boundary, we move it back to the right side with a different height. This makes the illusion that the pipe is infinitely generated.

Purpose: This module controls the movement for a pipe.

Module: vga_controller

Inputs: Clk, Reset

Outputs: hs, vs, pixel_clk, blank, sync, {[9:0] DrawX, DrawY}

Description: This consists of various computational logic that generates 525 X 800 pixels and uses the pixel clock (set at 25MHz) and the vertical and horizontal pulse signals to display the intended pixels required

Purpose: This gives precise instructions on how and which pixels the electron gun paints, the outputs for this module are essential inputs for the color_mapper module.

Module: bird

Inputs: Reset, frame_clk, bird_stop, [7:0] keycode

Outputs: {[9:0] BirdX, BirdY, BirdS}

Description: The bird (or fish) is the only module that takes user input. Thus, we pass in the keycode generated by the keyboard unlike the pipe or coin modules. If the user presses W, the internal velocity variable is set to -5. If the user presses S, this variable is set to 1. If the user holds S, this allows the bird to glide down. Furthermore, every 5 clock cycles we increment the speed by -1 to implement gravity. Finally, resetting centers the bird to the middle of the screen towards the left side.

Purpose: This module controls the movement for the player-controlled bird.

Module: frameRAM

Inputs: [8:0] read_address, Clk

Outputs: [5:0] data_Out

Description: This contains the input we calculated by using the ceiling of the logarithm of the memory obtained from multiplying the resolution of the fish image. It also has the output which are the unique colors we picked from the palette tool.

Purpose: This is the read only memory file that reads the hexadecimal data of the fish and sends the index of the palette to the color_mapper sv file to draw the image on the screen.

Module: BackgroundRAM

Inputs: [12:0] read_address, Clk

Outputs: [5:0] data_Out

Description: This contains the input we calculated by using the ceiling of the logarithm of the memory obtained from multiplying the resolution of the background image. It also has the output which are the unique colors we picked from the palette tool.

Purpose: This is the read only memory file that reads the hexadecimal data of the background and sends the index of the palette to the color_mapper sv file to draw the image on the screen.

Module: lab62_soc

Inputs: clk_clk, [1:0] key_external_connection_export, reset_reset_n,, [15:0] sdram_wire_dq, spi0_MISO, usb_gpx_export, usb_irq_export

Outputs: [15:0] hex_digits_export, [7:0] keycode_export, [13:0] leds_export, sdram_clk_clk, [12:0] sdram_wire_addr, [1:0] sdram_wire_ba, sdram_wire_cas_n, sdram_wire_cke, sdram_wire_cs_n, [1:0] sdram_wire_dqm, sdram_wire_ras_n, sdram_wire_we_n, spi0_MOSI, spi0_SCLK, spi0_SS_n, usb_rst_export

Description: This is an automatically generated module that instantiates all the various IP blocks that we used and interconnected (all of these are shown in the system level block diagram) in our platform designer.

Purpose: This acts as some form of top-level for the IP blocks and helps integrate it and system verilog.


Design Statistics Table

LUT	5901
DSP	19
Memory (BRAM)	55296
Flip-Flop	2645
Frequency	138.85 MHz
Static Power	96.18mW
Dynamic Power	0.70mW
Total Power	106.18mW

Conclusion

Our final project encompassed all we have learnt so far in this class and other resources we learnt as we researched how to approach the project. If our sprite data had worked , it would have been implemented using the on-chip memory so as to avoid the complexity of the SDRAM process of storing the data. Overall, our game came out as we had proposed in our project proposal but there's always room for improvement and anyone is welcome to use our project as a starting point to further improve the game. This was a great learning experience and helped to express our imaginative side.

Top Level Block Diagram



System Level Block Diagram

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0 clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Double-click to export</i> <i>Double-click to export</i>	exported clk_0			
<input checked="" type="checkbox"/>		nios2_gen2_0 clk reset data_master instruction_master irq debug_reset_requ... debug_mem_slave custom_instructio...	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk] [clk] [clk] [clk]		IRQ 0 IRQ 31	
<input checked="" type="checkbox"/>		onchip_memory2_0 clk1 s1 reset1	On-Chip Memory (RAM or ROM)... Clock Input Avalon Memory Mapped Slave Reset Input	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk1] [clk1]	0x0000_1000 0x0000_0000	0x0000_17ff 0x0000_000f	
<input type="checkbox"/>		led clk reset s1 external_connection	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	unconnecte... [clk] [clk]			
<input checked="" type="checkbox"/>		sdram clk reset s1 wire	SDRAM Controller Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	sdram_pl... [clk] [clk]	0x0800_0000	0x0bff_ffff	
<input checked="" type="checkbox"/>		sdram_pll inclk_interface inclk_interface_reset pll_slave c0 c1	ALTPLL Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Clock Output Clock Output	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [inclk_inte...] [inclk_inte...] sdram_pll... sdram_pll...	0x0000_01c0	0x0000_01cf	
<input checked="" type="checkbox"/>		sysid_qsys_0 clk reset control_slave	System ID Peripheral Intel FPGA... Clock Input Reset Input Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_01e8	0x0000_01ef	
<input checked="" type="checkbox"/>		jtag_uart clk reset avalon_jtag_slave irq	JTAG UART Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0000_01e0	0x0000_01e7	
<input checked="" type="checkbox"/>		usb_irq	PIO (Parallel I/O) Intel FPGA IP	<i>Double-click to export</i>				

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		usb_irq clk reset s1 external_connection	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_01b0	0x0000_01bf	
<input checked="" type="checkbox"/>		usb_gpx clk reset s1 external_connection	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_01a0	0x0000_01af	
<input checked="" type="checkbox"/>		usb_rst clk reset s1 external_connection	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_0190	0x0000_019f	
<input checked="" type="checkbox"/>		timer clk reset s1 irq	Interval Timer Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0000_0080	0x0000_00bf	
<input checked="" type="checkbox"/>		spi_0 clk reset spi_control_port irq external	SPI (3 Wire Serial) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0000_00c0	0x0000_00df	
<input checked="" type="checkbox"/>		keycode clk reset s1 external_connection	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_0180	0x0000_018f	
<input checked="" type="checkbox"/>		hex_digits_pio	PIO (Parallel I/O) Intel FPGA IP	<i>Double-click to export</i>				

<input checked="" type="checkbox"/>		<div>hex_digits_pio</div> <div>PIO (Parallel I/O) Intel FPGA IP</div> <div>clk</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>hex_digits</div>	clk_0	[clk]	# 0x0000_0170	0x0000_017f	
<input checked="" type="checkbox"/>		<div>leds_pio</div> <div>PIO (Parallel I/O) Intel FPGA IP</div> <div>clk</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>leds</div>	clk_0	[clk]	# 0x0000_0160	0x0000_016f	
<input checked="" type="checkbox"/>		<div>key_0</div> <div>PIO (Parallel I/O) Intel FPGA IP</div> <div>clk</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>key_external_conne...</div>	clk_0	[clk]	# 0x0000_0150	0x0000_015f	

Platform Designer Blocks

Blocks: clk_0

Description: This is the module that takes care of the clock signal at which all the other IP blocks perform their operations. It is set at 50MHz for the FPGA.

Blocks: nios2_gen2_0

Description: This acts as the CPU that processes all the information required to perform this entire lab's expectation (i.e moving the ball through the keyboard). We use the Nios II/e for this.

Blocks: onchip_memory2_0

Description: This contains all the addresses and memory we need to call and save to perform the lab. This uses 16 chips, each having a data width of 32 bits producing a total memory size of 512Mbit.

Blocks: sdram

Description: This acts as an interface for the software side of the lab. The FPGA uses this to interface with various buses.

Blocks: sdram_pll

Description: This module creates the clock signal for the sdram.

Blocks: sysid_qsys_0

Description: This is used to verify that the software is loaded correctly into the appropriate hardware.

Blocks: jtag_uart

Description: This is an interface protocol that integrates the FPGA's switches and runs the accumulator program.

Blocks: usb_irq

Description: This acts as an interrupt key for the inputs from the keyboard

Blocks: usb_gpx

Description: This is an I/O module that simulates a multiplexer.

Blocks: usb_rst

Description: This module helps reset any inputs from the usb port/ keyboard.

Blocks: timer

Description: This is used to keep track of the keyboard input time-outs.

Blocks: spi_0

Description: This is described in detail in the report above.

Blocks: keycode

Description: This interprets the buttons pressed on the keyboard as 8 bit sized values

Blocks: hex_digits_pio

Description: This displays the keycode outputs on the hex display

Blocks: leds_pio

Description: This runs the leds according to the keycode outputs.

Blocks: key_0

Description: Resets the game and switches the game state to 0.