McGill University ECSE 425: COMPUTER ORGANIZATION AND ARCHITECTURE Winter 2015 Midterm Examination

8:35 - 9:55 AM, March 10th, 2015

Duration: 80 minutes

- Write your name and student number in the space below. Do the same on the top of each page of this exam.
- The exam is 12 pages long. Please check that you have all 12 pages.
- There are four questions for a total of 80 points. Not all parts of all questions are worth the same number of points; read the whole exam first and spend your time wisely!
- This is a closed-book exam. You may use one double-sided sheet of notes; please turn this sheet in with your exam.
- Faculty standard calculators are permitted; no cell phones or laptops.
- Clearly state any assumptions you make.
- Write your answers in the space provided. Show your work to receive full credit, and clearly indicate your final answer.

Name:	SOLUTION					
Student Number:						

Name: ID: Q1: _____/15 Q2: _____/20 Q3: _____/15

Total:

Question 1: Short and Not-so-short Answer (15 pts total)

Respond to each of the following; two to four sentences should be adequate in each case.

a. (2 pts) Even fully associative caches miss once. Why?

Compulsory misses: misses that occur when blocks are accessed for the first time.

b. (2 pts) Assume a 40-bit virtual address space, with 8 KB pages. Main memory has a 4 GB capacity. L1 is virtually indexed, physically tagged, and direct-mapped, with 64B blocks. How many bits are used for block tag, index, and offset?

Offset: 6 bits => 64B

Index: 13 bits => 8KB, but 6 for offset => 7 bits

Tag: 32 - 13 = 19 bits

c. (2 pts) List four reasons CPI deviates from the ideal in a pipelined processor.

Control hazards
Data hazards
Memory access delay
Structural hazards

d. (2 pts) Why do virtual memory systems require precise exceptions?

Precise exceptions are needed so that when a memory access causes a page fault, the OS can service the page fault and return to, and re-execute, the memory access that caused the page fault.

e. (2 pts) How does the re-order buffer ensure precise exceptions when instructions execute out of order?

The re-order buffer keeps track of which instructions cause exceptions. When the oldest instruction in the buffer commits, any exceptions raised by the instruction are handled; later instructions are squashed, and are not allowed to affected architectural state.

f. (5 pts) What is the behavior of a (2, 1) correlating branch predictor for the following sequence of decisions for two branches, B1 and B2? Assume all predictor state is initialized to "taken" (T), and complete the following table.

Branch		Predic	BHR	Pred.	Outcome		
		NN N1	NO				
B1	T	T	T	T	TT	T	N
B2	T	T	T	T	NT	T	T
B1	T	T	T	N	TN	T	N
B2	T	T	T	T	NT	T	T
B1	T	T	N	N	TN	N	T
B2	T	T	T	T	TT	T	T
B1	T	T	T	N	TT	N	T
B2	T	T	T	T	TT	T	T
B1	T	T	T	T	TT	T	N
B2	T	T	T	T	NT	T	T

Question 2: My Memory is Hierarchical (20 pts)

Consider a pipelined processor that runs at 2 GHz and has a base CPI of 1.1 when all cache accesses hit. The only instructions that read data from or write data to memory are loads (12% of all instructions) and stores (8% of all instructions).

The memory system for this computer is composed of a split L1 cache. Both the I-cache and D-cache are direct-mapped and hold 64 KB each. The I-cache has a 1% miss rate; the D-cache has a miss rate of 10%.

The 1 MB inclusive, unified L2 cache has an access time of 15 ns. Of all memory references sent to the L2 cache in this system, 70% are satisfied without going to main memory. Main memory has an access latency of 100 ns. Assume that L2 and main memory transfer times are accounted for in the access times above.

Assume that all caches use a write-back policy, and 40% of evicted data is dirty.

a. (4 pts) What is the average memory access time (in cycles) for instruction accesses?

```
CT = 1/2e9 = 0.5 \text{ ns}

AMAT_{L1I} = HT_{L1I} + MR_{L1I} * (HT_{L2} + (1 + WBR) * MR_{L2} * MP)

= 1 + 0.01*(15/0.5 + (1 + 0.4) * 0.30*100/0.5)

= 2.1 \text{ cycles}
```

b. (4 pts) What is the average memory access time (in cycles) for data accesses?

```
AMAT_{L1D} = HT_{L1D} + (1 + WBR) * MR_{L1D} * (HT_{L2} + (1 + WBR) * MR_{L2} * MP)
= 1 + (1 + 0.4)*0.10*(15/0.5 + (1 + 0.4)*0.30*100/0.5)
= 17 cycles
```

c. (4 pts) What is the overall CPI of the system?

```
CPI = CPI<sub>base</sub> + instruction access stalls per instruction + data access stalls per instruction = 1.1 + (1) * (2.1 - 1) + 0.2 * (17 - 1) = 5.4 cycles
```

d. (4 pts) If any one of the above access times could be reduced to a single cycle (i.e., so there are no stalls, as in the ideal case), what is the maximum speedup that can be achieved?

```
\begin{split} & \text{CPI}_{\text{base}} = 5.4 \\ & \text{CPI}_{\text{no-i-delay}} = 1.1 + 0 + 0.2 * (17 - 1) = 4.3 \\ & \text{CPI}_{\text{no-d-delay}} = 1.1 + (1) * (2.1 - 1) + 0 = 2.2 \\ & \text{Speedup} = 5.4 \ / \ 2.2 = 2.5 \end{split}
```

e. (4 pts) Rather than improve the memory hierarchy as in part (d), would it be more advantageous to instead increase the clock frequency to 3 GHz? Assume that L1 accesses still require a single cycle in the case of a hit, and that all other access latencies remain the same.

$$\begin{split} & \text{AMAT}_{\text{L1I}} = \text{HT} + 1.1 \text{ cycles} = \text{HT} + 0.55 \text{ ns} \\ & \text{AMAT}_{\text{L1D}} = \text{HT} + 16 \text{ cycles} = \text{HT} + 8 \text{ ns} \\ & \text{CT}_{\text{base}} = 0.5 \text{ ns} \\ & \text{CPI}_{\text{no-d-delay}} = 2.2 \\ & \text{CT}_{\text{new}} = 0.33 \text{ ns} \\ & \text{CPI}_{\text{new}} = 1.1 + 1 * 0.55 \ / \ 0.33 + 0.2 * 8 \ / \ 0.33 = 7.6 \text{ cycles} \\ & \text{Speedup} = \left(\text{CT}_{\text{base}} * \text{CPI}_{\text{base}}\right) \ / \left(\text{CT}_{\text{new}} * \text{CPI}_{\text{new}}\right) = 0.44 \end{split}$$


No, it is better to reduce the data access delay than increase the clock rate in this case.

Question 3: Does Obama Approve of this Pipeline? (15 pts)

Consider the following loop that computes performs a multiply-accumulate in F8.

Loop: L.D F2, 0(R1)
L.D F4, 8(R1)
MULT.D F6, F2, F4
ADD.D F8, F8, F6
DADDUI R1, R1, #16
DSUBUI R2, R2, #1
BNEZ R2, Loop
S.D F8, 0(R3)

This code will run on the standard MIPS floating point pipeline, illustrated below.



Assume:

- Full hazard detection and forwarding logic;
- The register file supports one write and two reads per clock cycle;
- Branches are resolved in ID; branches are handled by predicting not taken;
- Split L1 instruction and data caches service all requests in one clock cycle;
- Two or more instructions may simultaneously pass through MEM (WB) as long as only one makes use of the memory (register file);
- Structural hazards are resolved by giving priority to older instructions;

Complete the chart on the next page to show the execution of the loop if R2 = 2 initially. Indicate pipeline stages with $\{F, D, X, Mi, Ai, M, W\}$, and stalls with S.

	S.D	BNEZ	DSUBUI	DADDUI	ADD.D	MULT.D	L.D	L.D	S.D	BNEZ	DSUBUI	DADDUI	ADD.D	MULT.D	LD	L.D	Instruction
																F	1
															F	, D	2
														T	D	×	3
													Ŧ	D	×	M	4
													s	s	M	W	51
												F	D	1 🛚	W	,	6
												s	s	2 🛚			7
												S	s	3 ≼			8
												S	S	4 ⊻			9
												S	S	5 X			0
												S	S	9 M			1
												S	S	7 🛚			1 2
											Ŧ	D	A 1	Z			3
										Ŧ	D	×	A 2	W			4
									F	D	X	M	A 3				1 5
									S	S	M	W	A 4				1 6
								F	f	×	W		М				1 7
							F	D		Z			W				1 8
						F	D	X		W							1 9
					F	D	X	M									2
					S	S	M	W									2
				T	D	1 🛚	W										2
				S	S	2 2											3
				S	S	3											4 2
				S	S	M 4											5
				s	s	2 ₹											6
				S	s	6 M											7
				S	S	7 M											8
			F	D	A 1	М											2
		Ŧ	D	×	A 2	W											0
	F	D	×	Z	3												1 3
	S	S	Z	W	4 A												2 3
	D	×	W		M												ωω
	×	M			W												4 3
	M	W															51 33
	W																6
																	3
																	8 3
																	9
																	4

Question 4: Architects, Roll Out! (15 pts)

Consider again the code from Q3.

Loop: L.D F2, 0(R1) L.D F4, 8(R1) MULT.D F6, F2, F4 ADD.D F8, F8, F6 DADDUI R1, R1, #16 DSUBUI R2, R2, #1 BNEZ R2, Loop S.D F8, 0(R3)

Unroll the loop once and reschedule the instructions to minimize delay within the loop body (assuming the MIPS FP pipeline from Q3). Assume that control hazards are managed using a branch delay slot. In the space below, write out the re-scheduled instructions, including their operands. Insert placeholders for any stalls not eliminated by rescheduling.

Loop:	L.D	F2, 0(R1)
	L.D	F4, 8(R1)
	stall	
	MULT.D	F6, F2, F4
	L.D	F10, 16(R1)
	L.D	F12, 24(R1)
	DADDUI	R1, R1, #32
	MULT.D	F14, F10, F12
	DSUBUI	R2, R2, #2
	stall	
	ADD.D	F8, F8, F6
	stall	
	stall	
	BNEZ	R2, Loop
	ADD.D	F8, F8, F14
	stall	
	stall	
	S.D	F8, 0(R3)

Question 5: This One's Out of Order (15 pts)

Consider once more the code from Q3.

Loop: L.D F2, 0(R1)
L.D F4, 8(R1)
MULT.D F6, F2, F4
ADD.D F8, F8, F6
DADDUI R1, R1, #16
DSUBUI R2, R2, #1
BNEZ R2, Loop
S.D F8, 0(R3)

This time, execute the program assuming an out-of-order processor with support for hardware speculation, and the following functional units:

Functional Unit	Cycles to Execute	No. of Reservation Stations
Integer ALU	1	4
FP Adder	4	2
FP Multiplier	7	1
Load/Store	*2	4

^{*} The first cycle of Load/Store execution is used to calculate the effective address, and can proceed even if other operands are not yet ready.

Assume the processor predicts branches perfectly at the time of issue, and that R2 = 2 initially. Complete the following table.

Inst.	Issue	Begin EX	Finish EX	Write CDB	Commit
L.D	1 (1)	2	3	4	5
L.D	2 (2)	3	4	5	6
MULT.D	3 (1)	6	12	13	14
ADD.D	4 (1)	14	17	18	19
DADDUI	5 (1)	6	6	7	20
DSUBUI	6 (2)	7	7	8	21
BNEZ	7 (1)	9	9	10	22
L.D	8 (1)	9	10	11	23
L.D	9 (2)	10	11	12	24
MULT.D	13 (1)	14	20	21	25
ADD.D	14 (1)	22	25	26	27
DADDUI	15 (1)	16	16	17	28
DSUBUI	16 (2)	17	17	19	29
BNEZ	17 (1)	20	20	22	30
S.D	18 (1)	19	27	28	31

Additional Page

Additional Page