McGILL UNIVERSITY ECSE 425 COMPUTER ORGANIZATION AND ARCHITECTURE Fall 2009 Second Midterm Examination

18:30 – 20:00, November 16, 2009

Duration: 90 minutes

- There are 4 questions for a total of 100 points. There are 12 pages. Please check that you have all 12 pages.
- This is a closed-book exam. You can bring 2 single-sided sheets of hand-written notes.
 These sheets of notes must be entirely hand-written, no portions may be machine-produced of photocopied.
- Calculators are permitted, but no cell phones or laptops are allowed.
- Write your name and student number in the space below. Do the same on the top of each sheet of this exam.
- State any assumption.
- Write your answers in the space provided.

Name:		
Student Number:		
Q1:	 Q2: _	
Q3:	 Q4: _	
Total:		

Name	ID:							
•	Question 1. Short Answers (20 points) There are 10 sub question (2 points each)							
For eac	h question below, provide a short answer in 1-2 sentences.							
a)	What is the difference between dynamic scheduling and speculation?							
b)	Give an example of memory disambiguation. Is it easier to solve in hardware or software?							
c)	What is the function of the common data bus in the Tomasulo organization?							
d)	What are the advantages of in-order commit for speculation and exception handling?							
e)	What is the main difference between superscalar and VLIW processors?							
f)	Why does increasing the set associativity in an L1 cache also increase the processor clock cycle?							

Name:	ID:
g)	What is the advantage of increasing the set associativity of a cache?
h)	Why is virtual memory still useful even though we can afford large memory nowadays?
i)	Virtually addressed cache (for both index and tag) can avoid address translation for cache lookup, but can create other problems. Name one such problem.
j)	What is the function of the table lookaside buffer (TLB)?

Question 2. Branch Prediction (25 points) There are 2 parts to this question.

Part a) (15 points)

Use the following snippet of code for this question

```
a = 0;
b = 0;
for (i = 0; i < 6; i++) // B1
  if ((x[i] % 2) == 0) // B2
    a = a + 1;
  if ((x[i] % 4) == 0) // B3
    b = b + 1;
```

Given $x = [8\ 3\ 8\ 2\ 9\ 3]$, fill in the table on the next page for a (1,1) correlating branch predictor. The branch predictors are all initialized to the not taken state, and the last branch prior to this snippet of code was not taken.

```
a = 0;
b = 0;
for (i = 0; i < 6; i++) // B1
  if ((x[i] % 2) == 0) // B2
    a = a + 1;
  if ((x[i] % 4) == 0) // B3
    b = b + 1;
x = [8 3 8 2 9 3]
```

#	Branch	State when prev.	State when prev.	Prediction	Outcome	Update NT	Update T
		branch NT	branch T				
1	B1						
2	B2						
3	В3						
4	B1						
5	B2						
6	В3						
7	B1						
8	B2						
9	В3						
10	B1						
11	B2						
12	В3						
13	B1						
14	B2						
15	В3						
16	B1						
17	B2						
18	В3						
19	B1						

Part b) (10 points)

Consider the tournament branch predictor given in Figure 1. The local predictor uses 10 bits of the branch address to index the branch history table. To make the local predictions, the most recent 12 branch outcomes are used to find the corresponding 3-bit predictor information. The global predictor uses the history of the last 8 branches; each entry in the global predictor is a standard 2-bit predictor. To choose from among a global predictor and a local predictor, the tournament predictor uses 2-bit counters. Compute the size in bits of this tournament branch predictor.




Figure 1. A Tournament Predictor

Question 3. Tomasulo/Speculation (30 points) There are 2 parts to this question.

Use the following snippet of code, representing a dot-product loop, for both parts.

loop: L.D F0, O(R1) L.D F4, O(R2) MULT.D F0, F0, F4 ADD.D F2, F0, F2 SUBI R1, R1, #8 SUBI R2, R2, #8 BNEZ R1, loop

Part a) (15 points)

Consider a dynamically scheduled machine with hardware speculation. Assume that the functional units are not pipelined and that all memory accesses hit the cache. There is a memory unit with 5 load buffers. The reorder buffer has 50 entries. The reorder buffer can function as a store buffer, so there are no separate store buffers. Each load or store takes 2 cycles to execute, 1 to calculate the address, and 1 to load/store the data. Assume a branch predictor with 0% misprediction rate. Assume there are dedicated integer functional units for effective address calculation and branch condition evaluation. The other function units are described in the following table.

Func. unit type	Cycles to execute	Number of func. units	Number of reservation stations
Integer ALU	1	1	5
FP adder	4	1	3
FP multiplier	15	1	2
Load	2	1	5

Fill in the table on the next page with the clock cycle number that each instruction issues, begins and ends execution, writes its result, and commits for the first 2 iterations of the loop. Assume no multiple commits, and that there is at least one cycle delay between successive steps of every instruction execution sequence: issue, start execution, write back and commit.

Func. unit type	Cycles to execute	Number of func. units	Number of reservation stations
Integer ALU	1	1	5
FP adder	4	1	3
FP multiplier	15	1	2
Load	2	1	5

loop: L.D F0, O(R1)
L.D F4, O(R2)
MULT.D F0, F0, F4
ADD.D F2, F0, F2
SUBI R1, R1, #8
SUBI R2, R2, #8
BNEZ R1, loop

Loop iteration	Code		Issue	Exec. Start	Exec. End	Write Back	Commit
1	L.D	F0, 0(R1)					
1	L.D	F4, 0(R2)					
1	MULT.D	F0, F0, F4					
1	ADD.D	F2, F0, F2					
1	SUBI	R1, R1, #8					
1	SUBI	R2, R2, #8					
1	BNEZ	R1, loop					
2	L.D	F0, 0(R1)					
2	L.D	F4, 0(R2)					
2	MULT.D	F0, F0, F4					
2	ADD.D	F2, F0, F2					
2	SUBI	R1, R1, #8					
2	SUBI	R2, R2, #8					
2	BNEZ	R1, loop					

Part b) (15 points)

Show the contents of the Reservation Stations, the Registers, and the Re-Order Buffer when the 2^{nd} iteration's L.D F4,0(R2) begins execution.

	Reservation Stations							
Name	Busy	Op	Vj	Vk	Qj	Qk	Dest	Address
Load 1								
Load 2								
Load 3								
Load 4								
Load 5								
FP Add 1								
FP Add 2								
FP Add 3								
FP Mult 1								
FP Mult 2								

	Reorder Buffer								
Entry	Busy	Instruction	State	Destination	Value				
1									
2									
3									
4									
5									
6									
7									
8									
9									
10									
11									
12									
13									
14									
15									

Register Status							
	R1	R2	F0	F2	F4		
Reorder #							
Busy (yes/no)							

Question 4. Memory Hierarchy (25 points) There are 3 parts to this question.

Part a) (15 points)

For a given benchmark running on a given processor, 28% of the instructions are loads, and 12% are stores. Using that benchmark, we want to choose between a direct-mapped cache and a 2-way set associative cache. Both caches use write-back protocol with write-allocate.

The processor's cache requires 2 clock cycles for every write hit, and 1 clock cycle for every read hit. The penalty for transferring a block from and to the main memory is 100 ns. Whenever the cache needs to replace a block, there is a 30% chance that the block it is replacing is dirty.

The processor clock speed with direct-mapped cache is 2GHz. Because of the extra time for tag search, the clock cycle with 2-way set associative cache is 1.2 times greater than that with direct mapped cache.

Using the miss rates from the following table, calculate the effective CPU time for both the direct-mapped and 2-way set associative caches architectures. Which cache is better and why? Use a base CPI of 1CC.

	Cache read miss rate	Cache write miss rate
Direct mapped	16%	8%
2-way set associative	12%	7%

Part b) (10 points)

The following tables show the contents of an L1 and L2 caches. Both caches have a block size of 4 bytes. Also, both of them are 2-way set associative and are byte addressable. Note that all the values in the tables are in hexadecimal notation.

L1 Cache		Set 1			Set 2	
Index	Tag	Block	content	Tag	Block	content
0x0	0x0BD2	E7 E1	FA FB	0x61AE	F7 02	EF 5F
0x1	0x0BD2	20 82	35 40	0xCB93	28 59	54 B8
0x2	0xD2CF	E9 D3	00 08	0xB1E2	F8 78	C4 C0
0x3	0xB1E1	A1 E2	4B AA	0xB1E2	F5 08	E4 A4
0x4	0xB1E2	18 F8	68 72	0x7212	7C 41	94 1A
0x5	0xF342	47 4B	A8 C7	0x7212	CC DF	2E 4A
0x6	0xF342	8C 00	6D 60	0xA575	24 52	A9 C1
0x7	0x7052	F5 1F	2B 00	0xB599	6B F8	8C 24

L2 Cache		Set	1				Set	2		
Index	Tag	Blo	ock c	onte	nt	Tag	Ble	ock c	onte	ent
0x0	0x30D7	F7	02	EF	5F	0x05E9	E7	E1	FA	FB
0x1	0x05E9	20	82	35	40	0x05E9	C0	F4	63	D2
0x2	0x112A	09	24	66	8C	0x58F1	F8	78	C4	CO
0x3	0x112A	46	E4	6C	ВС	0x58F1	F5	08	E4	Α4
0x4	0x58F1	18	F8	68	72	0x3909	7C	41	94	1A
0x5	0x79A1	47	4B	A8	C7	0x3909	CC	DF	2E	4A
0x6	0x79A1	8C	00	6D	60	0x79A1	61	64	Е6	27
0x7	0x112A	AD	C1	96	4D	0x3829	F5	1F	2В	00
0x8	0x112A	8C	00	6D	60	0X5B01	7C	41	94	1A
0x9	0x0F0A	Α7	DE	9F	5A	0x65C9	28	59	54	В8
0xA	0x6967	E9	D3	00	80	0x6967	F5	1F	2В	00
0xB	0x6967	Α7	CD	66	26	0x58F0	A1	E2	4B	AA
0xC	0x6967	8C	BA	AF	В8	0x6164	C1	1A	2E	76
0xD	0x6164	EA	CD	34	37	0x6164	08	26	32	8B
0xE	0x0F0A	F5	94	1F	73	0x52BA	24	52	A9	C1
0xF	0x5ACC	6В	F8	8C	24	0x0F0A	2В	D2	E4	0A

The following table shows the size in bits of each address fields

L1	Block	address	Block offset		
	Tag	Index			
	16	3	2		
L2	Block	address	Block offset		
L2	Block Tag	address Index	Block offset		

What is the value returned from this multilevel cache system when we request a byte from the following addresses? Explain your result.

- i. 0x163C51
- ii. 0x185933
- iii. 0x017A41