McGill University ECSE 425: COMPUTER ORGANIZATION AND ARCHITECTURE Winter 2016 Midterm Examination

2:35 - 3:55 PM, February 17th, 2015

Duration: 80 minutes

- Write your name and student number in the space below. Do the same on the top of each page of this exam.
- The exam is 14 pages long. Please check that you have all 14 pages.
- There are five questions for a total of 80 points, or one point per minute. Not all parts of all questions are worth the same number of points; read the whole exam first and spend your time wisely!
- This is a closed-book exam.
- Faculty standard calculators are permitted; no cell phones or laptops.
- Clearly state any assumptions you make.
- Write your answers in the space provided. Show your work to receive full credit, and clearly indicate your final answer.

Name:	
Student Number:	

Total:

Question 1: Short Answers to Long Questions (10 pts total)

Respond to each of the following; two to four sentences should be adequate in each case.

a. (4 pts) Assume a 40-bit virtual address space, with 8 KB pages. Main memory has a 4 GB capacity. L1 is two-way set associative, virtually indexed, physically tagged, with 64B blocks. Assuming the L1 cache is as large as possible, how many bits are used for block tag, index, and offset?

b. (2 pts) In a 16KB, two-way set associative cache with 64B blocks, what fraction of the total required bits of storage are used for bookkeeping (i.e., *overhead*)? Assume the cache is *write-allocate*, *write-back*, and that the L2 cache is *exclusive*.

c. (2 pts) Describe the various performance, power, and cost trade-offs associated with *increasing* the size of an on-chip cache.

d. (2 pts) Re-schedule the following instructions to eliminate all stalls. Assume a standard five-stage pipeline with full hazard detection and forwarding.

LW R2, 0(R1)

LW R3, 4(R1)

ADD R4, R2, R3


SW R4, 8(R1)

LW R5, 12(R1)

ADD R6, R4, R5

Question 2: This Cache is Out of Control (20 pts)

Consider the memory hierarchy below.



The cache controller implements a finite state machine to coordinate between the processor (not pictured), and memory, by manipulating the tag and data arrays. In this problem, you will design this finite state machine.

Assume the the cache is write-allocate and write-back, and that it blocks on writes to memory (i.e., no write buffer is present). The cache controller finite state machine takes as input the following signals from the processor and main memory:

- read: asserted by the processor when it performs a read.
- write: asserted by the processor when it performs a write.
- mready: asserted by the memory when read data is available or write data has been saved.

The cache controller FSM also takes as input the following internal signals:

- hit: true when the addressed block matches the input tag.
- valid: true when the addressed block contains valid data.
- dirty: true when the addressed block contains dirty data.

The cache controller finite state machine asserts the following outputs as necessary:

- cready: asserted when read data is available or write data has been saved.
- replace: asserted when saving data from memory to the data array.
- update: asserted when saving data from the processor to the data array.
- mread: asserted when performing a read from main memory.
- mwrite: asserted when performing a write to main memory.

Design the *Moore* machine to process *read* requests from the processor using the states listed on the next page. Clearly indicate which input conditions above (if any) are required for each transition; the output for each state is given. Use no more than one copy of any of the states. Note: some states may not be needed.

• *idle*: Initial state; leave when a read or write is requested by the processor. All outputs deasserted.

- *tag*: For performing tag comparison; leave one cycle later. All outputs deasserted.
- *replace*: For saving data read from memory to the data array; leave one cycle later; replace asserted.
- *update*: For saving data from the processor to the data array; leave one cycle later; update asserted.
- *memread*: When reading from memory; leave when memory is ready; mread asserted.
- *memwrite*: When writing to memory; leave when memory is ready; mwrite asserted.
- *done*: When the cache access is complete (i.e., read data is available, or write has been completed); leave one cycle later; cready asserted.

Additional Page for Question 2

Question 3: Improve Your Memory with Natural Supplements (20 pts)

Consider a pipelined processor that runs at 2 GHz and has a base CPI of 1.2 when all cache accesses hit. The only instructions that read data from or write data to memory are loads (16% of all instructions) and stores (12% of all instructions).

The memory system for this computer is composed of a split L1 cache. Both the I-cache and D-cache are direct-mapped and hold 64 KB each. The I-cache has a 1% miss rate; the D-cache has a miss rate of 10%.

The 1 MB inclusive, unified L2 cache has an access time of 15 ns. Of all memory references sent to the L2 cache in this system, 60% are satisfied without going to main memory. Main memory has an access latency of 200 ns. Assume that L2 and main memory transfer times are accounted for in the access times above.

Assume that all caches use a write-back policy, and 50% of evicted data is dirty.

a. (4 pts) What is the average memory access time (in cycles) for instruction accesses?

b. (4 pts) What is the average memory access time (in cycles) for data accesses?

c. (4 pts) What is the overall CPI of the system?

d. (8 pts) Now consider the effect of changing the size of the L1 D-cache. Assume that increasing the cache to 128 KB reduces the miss rate to 6% but increases the clock cycle time by 15%. What is the resulting speedup?

Question 4: Don't Fall Through that Branch! (15 pts)


Consider the following code:

LW R6, 16(R1) R7, R0, 2 ADDI EQ2: BNEQ R6, R7, EQ1 ADD R8, R2, R3 MULT R6, R5 MFLO R10 **END** J EQ1: ADDI R7, R0, 1 R6, R7, DEF BNEQ SUB R8, R2, R3 R9, 20(R1) LW MULT R8, R9 MFLO R10 J **END** R6, R0, 0 DEF: ADDI R8, R0, 0 **ADDI** ADDI R10, R0, 0 END: SW R6, 24(R1) SW R8, 28(R1) SW R10, 32(R1)

and corresponding initial memory state:

Address	Value
0x1000	5
0x1004	1
0x1008	3
0x100C	1
0x1010	2
0x1014	4
0x1018	8
0x101C	12
0x1020	3

This code will run on the standard MIPS floating point pipeline, illustrated below.



Assume:

- Full hazard detection and forwarding logic;
- The register file supports one write and two reads per clock cycle;
- Branch targets and conditions and jump targets are resolved in ID;
- Branches are handled by predicting not taken;
- I is treated as a branch instruction for branch prediction purposes;
- MFLO is treated as an ALU operation for hazard detection and forwarding purposes;
- Split L1 instruction and data caches service all requests in one clock cycle;
- Two or more instructions may simultaneously pass through MEM (WB) as long as only one makes use of the memory (register file);
- Structural hazards are resolved by giving priority to older instructions.

Complete the chart on the next page to show the execution of the loop if R1 = 0x1000 initially. Indicate pipeline stages with $\{F, D, X, Mi, Ai, M, W\}$, and stalls with S.

										Instruction
										1
										2
										ω
										4
										51
										6
Color Colo										7
Color Colo										
										3
										41
										5
Color Colo										1
Column C										7
Color Colo										8
Second										1 9
Second										0
No. No.										
Name Name <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>										
										5 2
8										6
										7
										8
										9
										0
										3
										2
σω										
										8 3
40										9
										0 4

Question 5: I Should Have Known! (15 pts)

Two computers A and B are identical except for their branch prediction schemes. Each computer uses an eight-stage pipeline:

IF1 IF2 ID1 ID2 EX MEM1 MEM2 WB

Computer A uses a static predicted not-taken scheme. Computer B uses a static predicted taken scheme. In each case, branch targets are calculated in ID2, and branch conditions are resolved in EX.

If 15% of instructions are conditional branches, what fraction of these branches must be taken for the two computers to have equivalent performance? Assume each computer achieves the ideal CPI for every other instruction other than conditional branches.

Additional Page

MIPS Reference Data

(

(1)

	110		ence Butu	`	
CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO		MAT	- ((Hex)
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		Ι	R[rt] = R[rs] + SignExtImm	(2)	11071
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{ m hex}$
Jump	j	J	PC=JumpAddr	(5)	
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg shamt$		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	HCA
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}
=	(1) Ma	** 00	an arranflarr arrantian		

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$

- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		
J	opcode			address		
	31 26	25				

ARITHMETIC CORE INSTRUCTION SET

		\mathcal{O}_{j}	FMT/FT
	FOR-		/ FUNCT
NAME, MNEMONIC	MAT	OPERATION	(Hex)
Branch On FP True bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned divu	R	$Lo=R[rs]/R[rt]; Hi=R[rs]\%R[rt] \qquad (6)$	0//-1b
FP Add Single add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double	110	{F[ft],F[ft+1]}	
FP Compare Single c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v
Double		$\{F[ft],F[ft+1]\}\)?1:0$	11/11/ /y
		==, <, or <=) (y is 32, 3c, or 3e)	11/10//3
FP Divide Single div.s	FK	F[fd] = F[fs] / F[ft]	11/10//3
Double div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply		$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} *$	11/10//2
Double mul.d	FR	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract		${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	
Double sub.d	FR	{F[ft],F[ft+1]}	11/11//1
Load FP Single lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double ldc1	1	F[rt+1]=M[R[rs]+SignExtImm+4]	33//
Move From Hi mfhi	R	R[rd] = Hi	0 ///10
Move From Lo mflo	R	R[rd] = Lo	0 ///12
Move From Control mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith. sra	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single swc1	I	$M[R[rs]+SignExtImm] = F[rt] \qquad (2)$	39//
Store FP sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	1	M[R[rs]+SignExtImm+4] = F[rt+1]	Jul ==

(2) OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	;
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
INAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

0000	SEC BACI	E CONVEE	CION A	COLL	CVMD	01.0		(3)	
	(1) MIPS	(2) MIPS	ISION, P			ASCII		Hexa-	ASCII
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	Dillary	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	()	NUL	64	40	(a)
(-)	011	sub.f	00 0001	1	1	SOH	65	41	Ă
j	srl	mul.f	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sgrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	Н
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz f	01 0010	18	12	DC2	82	52	R
	mtlo	movn f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	la	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	,
			01 1110	30	le	RS	94	5e	^
			01 1111	31	1f	US	95	5f	
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22		98	62	ь
lw	subu		10 0011	35	23	#	99	63	С
lbu	and	cvt.w.f	10 0100			\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e f
lwr	xor		10 0110	38 39	26 27	<u>&</u>	102	66	
-1-	nor		10 0111	40	28		103	67	g h
sb			10 1000	41	29	(104	69	i
sh swl	-1-		10 1001	42	29 2a) *	103	6a	
	slt		10 1010	43	2b	+	107	6b	j k
SW	sltu		10 1100	44	2c		107	6c	1
			10 1100	45	2d	,	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	,	111	6f	0
11	tge	c.f.f	11 0000	48	30	0	112	70	р
lwc1	tgeu	c.un.f	11 0000	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11 0001	50	32	2	114	72	r
pref	tltu	c.eq.f	11 0010	51	33	3	115	73	S
PTUL	teq	c.ueq.f	11 0100	52	34	4	116	74	t
ldc1	ccq	c.ult.f	11 0100	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
1402	-11-	1- f	11 0110	55	27	7	110	77	*

(1) opcode(31:26) == 0(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$

11 0111

11 1000

11 1001

11 1010

11 1011

11 1100

11 1101

11 1110

11 1111

c.ule.

c.ngle.f

c.seq.f

c.ngl./

c.nge.f

c.ngt.f

c.lt.f

c.le.f

c.sf.

3a

3d

55 37 7

56 38 8

57 39 9 121

58

59 3b

60 3c

61

62 3e

sc

swc1

swc2

sdc1

sdc2

IEEE 754 FLOATING-POINT STANDARD


(3)

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

IEEE 754 Symbols Exponent Fraction Object 0 0 **≠**0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX MAX NaN S.P. MAX = 255, D.P. MAX = 2047

Exponent Fraction 31 30 23 22 S Exponent Fraction 63 62 52. 51



DATA ALIGNMENT

	Double Word								
	Word Word								
Halfv	vord	Half	word	Hal	fword	Half	word		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte		
0	1	2	3	4	5	6	7		

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B			Interrupt	Ш			Exception			
D			Mask	ı			Exception Code			
31		15	:	8		6		2		
			Pending	1			U		Е	Ι
			Interrupt				M		L	Е
		15		8			4		1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception		
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception		
4	AdEL	Address Error Exception	10	RI	Reserved Instruction		
-	Auel	(load or instruction fetch)		KI	Exception		
5	AdES	Address Error Exception	11	CpU	Coprocessor		
3	AuES	(store)	11	СрС	Unimplemented		
6	IBE	Bus Error on	12	Ov	Arithmetic Overflow		
0		Instruction Fetch	12	Ov	Exception		
7	DBE	Bus Error on	13	3 Tr	Trap		
_ ′		Load or Store	13	11			
8	Sys	Syscall Exception	15	FPE	Floating Point Exception		

SIZE PREFIXES (10^x for Disk, Communication: 2^x for Memory)

TIET IXEO (TO TOT DISK, COMMUNICATION, 2 TOT MICHOLY)										
	PRE-		PRE-		PRE-		PRE-			
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX			
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 ⁻¹⁵	femto-			
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-			
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 ⁻⁹	nano-	10-21	zepto-			
$10^{12}, 2^{40}$	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-			

The symbol for each prefix is just its first letter, except μ is used for micro.

77

78

79

7a

7b

7c

7d

7e

W

Х

y

DEL

119

120

122

123

124

125

126

127