
Sequential circuits I.

In sequential logic circuits, the output is a function of the present inputs as well as the past inputs and outputs. sequential circuit include membry element to store the past data. The flip-flop is a basic element of sequential logic circuits.



Block diagram of segrential circuit.
There are two types of sequential circuits.

- Synchronous circuit; The Sequential circuits which are controlled by a clock are called synchronous Sequential circuits. These circuits get actuated only clock signal is present.
- A synchronous circuit: The sequential circuits which are not controlled by a clock are called a synchronous sequential circuits, that is the sequential circuits in which events can take place any time the inputs are applied are called A synchronous sequential circuits.

Comparison between synchronous & Asynchronous sequential of Synchronous sequential consuit.

- 1. In synchronous circuits,
 the charge in input
 signals can affect member
 elements upon activation
 of clock signal.
- a. In Synchronous circuits, membry elements are clocked FF's
- 3. The maximum operating speed of clock depends on time delays involved.
- 4. They are easier to design

- change in input signals can affect membry elements at any instant of time.
- a. In asynchromous circuits, memory elements are either unclocked FFS or time delay elements.
- 3. Since the clock is not present, a synchronous circuits can operate faster than synchronous circuits.
- 4. more difficult to design.

> latches & Flep flops; -

- > The most important membry element is the flip-flop which is made up of on assembly of logic gates.
- even though a logic gate by itself has no storage capability, several logic gates can be connected together in ways that permit information to be stored.
- -> Flip-flops are the basic building blocks of most sequential circuits. Actually, flip-flops is an one-built

- mendry device and it can store either 1810.
- inputs continuously and changes its outputs accordingly at any time independent of a clock Signal.
- It refers to non-clocked flip-flops, because these flip flops 'latch on' to a 1810 o immediately upon reasoning the input pulse.

> Difference between latches & flip flops.

latch

1. A latch is an electronic sequential logic circuit used to stole information in an asynchronous arrangement.

- a. one latch can store one but information, but output state changes only in response to idata input
- 3. latch is an asynchronous device and it has no clock input.
- 4. latch holds a bit value and it remains constant until new inputs force it to change.
- the output tracks the input when the level is high. Therefore as long as the level is logic level, the output can change if the input changes.

Plip-flop.

- 1. A flip flap is an electronic sequential togic circuit used to store information in an asynchronous averangement.
- a one flip-flop can store one but-data, but output state changes with clack pulse only.
- 3. Flip-flop has clock input and its output is synchronised with clock pulse.
- 4. Flep flops holds a trit value and it remains constant until a clock pulse is received.
- They can store the input only when there is either a risung or falling edge of the clock.

Differce between combinational, sequential circuits.

combinational circuit

- 1. The digital logic concert
 whose outputs can be determined using the logic
 function of current state input
 are combinational logic concerts.
- 2. It contains no membry element
- 3. It's tehalicour is described by the set of output functions.
- 4. The combinational logic circuits we independent of the clock.
- 5. The combinational digital logic circuit don't require any feed back.
- 6. combinational circuits are easy to design.
- 7. Comparational counts are 7. Sequent faster because the delay slover to between the input and the output concents. is due to peropagation delay of 8. Block gates only
- 8. Block diagram

if Scombination of P's

Sequential concuits.

- 1. The digital logic currents whose outputs can be determined uniting the work function of current state inputs and post state inputs are called as sequential logic circuits.
- 2. It contains memory elements.
- 3. It's behaviour is described by the set of next state functions and the set of output functions.
- 4. The maximum sequential logic circuits are uses a clock for triggering the flip-flop operation
- 5. The Sequential digital logic circuits utilize the feedbacks from outputs to inputs.
- complex to design.
- 7. Sequential circuits are Slower than combinational circuits.
- 8. Block diagram.
 Combinational
 Corcuit of P

 memory
 element

S-R latch :-


The S-R latch has two inputs, namely SET(S) and RESET(R), and two outputs a and a, where a is the complement of a.

S a_{0} \rightarrow R a_{0} \rightarrow

where a is the wing NOR Grates; - [active-high 5-R latch].

The logic diagram of the 5-R latch composed of two cross-coupled NOR gates. Sand R are two inputs of 3-R latch.

- -> 5 Stands to set, it means that when 5 is 1, it stokes 1.
- > R stands for Reset, and if R=1, latch Reset and it's output will be 0. This concert is called as NOR gate latch & S-R latch.




simplyed towth table.

[3	R	anti	State
0	0	6/n	Dage
0	\$ 1 1 4 K	0	Peret
1	O	<u>l</u> :	Set !
	[X	invalid

5	R	a n	anti	state
0	O	0	.0	NO
0	o ·	1 :		change
0.	1	0	0	RESET
0			0	
	0	0	3	SET
	0		1	
	1	0.	X	indetermined
L 3)		Linvalid).
	1	<u> </u>	X	

Touth table.

- 1. SET=0, RESET=0: This is the normal restury State of the NOR latch and it has no effect on the output state. a and a will remain in whatever state they were position to the occurrence of this input condition.
- 2. SET=0, RESET=1, This will always seset a=0, where it will remain even after RESET returns to o.
- 3. SET=1, RESET=0, This will always set a=1, where it will remain even after set returns to 0.
- 4. SET = 1, RESET = 1. This condition trues to SET and Reset the latch at the same time, and it peroduces a = a = o if the inpi one returned to zero simultaneously, the resulting output State is evalue and impredictable. This input condition should eo not be used. it is indetermined state or invalid state.
- S-R latch using NAND Gates: (active low s-R latch)
- > The logic diagram of the 5-R latch composed of two CIBS - Coupled NAND gotes.



0

O

O.

00

~	S	R	O'n	ant1	state
-	0	0	0	X	indetermined
	0	0.		×	(invaild)
ļ	0		0	1	Set /
	0	1.	1	1	
	1	0	0	0	Reset
1	ί	0	1	0	,
†	1		0.	0	No.
	ĺ	1		1	change.
•		73	wth	table	


reset | Simplified touth table.

Set

M.C

Gated latches :-

The gated S-R latch! - The output conschange state any teme the input conditions are changed, so they are called Asynchronic latches. A goted S-R latch requires an Enable (EN) input. Its S and R inputs will control the state of latch only when the Enable is low, the inputs the Enable is low, the inputs the Enable is low, the inputs the Enable is low, the inputs.



The Grated D-latch; - In many applications, it is not necessary to have separate sand R inputs to a latch. If the input Combinations S=R=0 and S=R=1 are never needed, the Sand R are always the complement of each other. 90, to construct a latch with a single input (5) and obtain the R input by inventing it. This single input is labelled D (the data). and the device is called a D-latch.

when D=1, 3=1 and R=0, causing the latch to set when Enabled when D=0, 5=0 and R=1, causing the latch to Reset when charled when En is low, the latch is ineffective, and any charge in the value of D input does not affect the output at


when En is high, a low 0-input makes a low, i.e resets the latch and high input makes a a high, that is sets the


Latch.

Latch is said to be transparent.

logic symbol 0 لھ (a) state W/HI 6m 0 O 0 Reset 0 0 set Touth table NO charge 0 X Ø (NC).

机棒线点 对原






Characteristic equation: — The characteristic equation of a flip-flop is the equation expressing the next state of a flip-flop in terms of its present state and present excitations. To obtain the characteristic equation of a.

NO

charge

flip-flop write the excitation requirements of the flip-flop, draw a k-map for the next state of the flip-flop in terms of its present state and inputs and simplify it



anti = Stran

Powth sable: -

5	R	@n+1
0	Ö	®n (
0] 1	0
	0	1
L		_ X


Excitation table: - A table which lists the present state, the next state and the excitations of a flip-flop is

called the excitation table.

A table which indicates the excitations required to take
the flop from the present state to the next state


Present State an	next state	Requ 5	wed R_
0	0	0	X
0		1	0
1	0	O	1
	1	X	0

Timing diagram :





D- flip -flop;-

logic diagram.





Symbol of the edge trugger symbol of the trugger






 	
. Towth table :-	characteristic Table.
D Byht1 Clk	Dan anti state
	0 0 Reset
100	1 0 1 Set
1	
1	X 0 0 No charge
characteristic equation: -	X
Character alma	
O O O O O O O O O O O O O O O O O O O	On+1 = D.
0 1 2 1 3	
Excitation table:	waveforns
	CKALALALA
Present Next D State State On On+1	
0 0 0	
1 0 0	
	cestitue cage trigger (1K1)
- INTALATATATE	LIV (Paitive cage trigger clks).
0 1	
(negative - edge brigger c	






logic Symbol




Touth table: -

	J	K	®n+1
	0	0	an
	0		0
	(0	
l	: 1		Toggle

characteristic equation.



anti = Kant Jan




characteristic table

					
CUC	J	K	aug	9/1	State
<u>'Y</u>	0	0	O	.0	No charge
<u>.</u> F	0	0		1 1	charge.
-2	0	J ·	0	0	Peret
⊸	0	1 "	_ \ _	0	
Y	Ti	Ø	0	1	set
<u> </u>	l l	0		<u> </u>	
五	į)	0)	Toggle
x [1] ,		_0	
0	×	X	Ø	0	No
0	X	x	1 [charge
	0 44 24 24 24	N.K. K.K. K.K. A.K. O	M.K. K.K. K.K. K.K. O.	K 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	五

excitation table

TF	berent State	neutstate	inp	uts
1	Ø.	O	Ö	X
	0] [1	Χ
	ı	٥	X	1
	l]	X	0



Excitation table

	·	
(Q)	an+1	
0	0	0
0	13	1
{ 1 }	0	
. [·	J	0

unvef8ms.


Race - Around condition :-

If the width of the clock pulse to is too long, the state of the flip-flop will keep on changing from 0 to 1, 100, 0 to 1 and 50 on, and at the end of the clack pulse, its state will be uncertain. This phenomenon is called the mare abound condition. The outputs at and at will change on their own if the clack pulse width to is too long compared with the propagation delay I of each mand Grate.

tp > pulse width.

T > propagation delay

The clock pulse width should be such as to allow only one change to complement the state and not too long to allow many changes resulting in uncertainty about the final state. This is a Stringent requirement which cannot be ensured in practice. This parotem is eliminated using master-stave flip-flop or edge tringged flip-flop.



The master- Slave flip flop was developed to make the synchronous operation ruse predictable, that is, to audid the poroblems of logic stace in clocked flip-flops. This improvement is achieved by introducing a known time delay between the time that the flip-flop responds to a clock pulse and the time the response appears at its output. A moster-slave flip-flop is also called a pulse - truggered flip-flop tecause the length of the time required for its output to change State equals the width of one clock pulse In moster - slave J-K flip-flop actually


contains two flip-flops - a master flip-flop and a slave


flip-flop. The control inputs are applied to the master


slave flip-flop, on the susing edge of the clock pulse, the levels on the control inputs are used to determine the output of the master on the falling edge of the clack pulse, the state of the master is triansproved to the slave, whose outputs one avaidable

The master-slave flip-flops function very much like the negative - edge touggered flip-flops except for one more disadvantage The control inputs must be held stable while clk is high, otherwise an impredictable operation may occur. This problem with the master-slave flep-flop is overcome with an imporoved master-slave version called the master-slave with data lock-out

waidfins








1	5 R	clk	رق	stote
,	n 0	1:	alip	N.C
, ·	0 1	_اك	ِ وَ	Pesset
		Π_{-}	1	set
	10	\Box	2	Salavni
	111	سنا کمنی مساحد		
	Truth	table	ح ج	

master-slave = 10 flop flop; -



•	Touth table						
	D	clk	Ġυ	State			
. ,	0	TL	Ó	Reset			
	i. V	T	Í	30			
1	ļ						


Asynchitomous inputs (PRESET and CLEAR).


The 5-R, O, Tand J-K inputs are called synchronous inputs, because their effect on the flip-flop output is synchronized with the clack input.

inputs. These a synchromous inputs affect the flip-flop output independently of the Synchromous inputs and the clock input These a synchromous inputs can be used to SBT the flip-flop to the 1 State on RESET the flip-flop to the 0 State at any time regardless of the conditions at the other inputs.

They are normally labelled PRESET on direct SET on OCSET; and CLEAR of direct RESET of DCCLEAR.








- The Asynchronous inputs are inactive and the flip-flop responds freely to J, k and clk inputs in the normal way. In other words, the clocked operation can takes place.
- -) when PRE=0, clr=1 then DCSET=0 and DC CLEAR=1
 The)x
- → when PRE=0, CLR=0 there A synchronous inputs are inacture and the flip-flop responds freely to J, k and CLK inputs.
- -) when PRE=0, CLR=1 then Asynchronous input clear is active then Jup Jup poutput is '0'.
- → when PRE=1, CLR=0 then Asynchronous input PRESET is active the flip flop output is '1'
- when PRE=1, CLR=1. This condition should not be used since it can result in an invalid state.

	-				
DC SE	ET T	OC RE	5C T	FF96	sponse
0	7	0		clock	operation
0		1		@ 20)
I	1	0		@ = 1	
1	·			Not a	red.
				'	-

Towth table



where PRE =0 and CIR =0. This condition should not be used since it can overult in an invalid state.

when PRE = 0 and CLR = 1, then Asynchronous input

PRESET is active then output is in

when PRE = 1 and CLR = 0, then Asynchronous input

CLEAR is active then output is o'.

when PRE = 1 and CLR = 1. Then A synchronous inputs over inactive the and the flip responds freely to J. Kand cur inputs.

DC SET	DCRESET	FP)
(PRE)	(CLR)	response
	0	not used
		Qu=1
		(Q) = 0
1.		clock
	\	oberona

Touth table.

Touth table to J-k flep-flop (both Asynchronous & synchronous inputs). PRE CLR CLK K බ **@** invalid. χ $\cdot \mathbf{X}$ X 0 X x-don't care 0 X X means either o' Ó 0 81 '1'. O Ø 0 Ò Ó 0 O 0 0 Similarly 5-R flip-flop. PRE ā R 6 :5 Clk CLR PRE invalid X, Χ. UK X ١ 0 X. X 0 0 不不 R 6 0 O D 0 0 Ō Ô logic dragran 人 0 0 0 invalle 0 ٥ N.C. O χ 0 PRE D- flop-flop. Similarly 彻 <u>ි</u> ලිබ മ CLR cir Ď PRE UK involved X X. Ø١ X O 1 X X 0 0 0 不 Ô ď 0 O rogic diagram Touth table

Flip-flop conversions:-

Step 1; - obtain the characteristic table of required flip-flop.

Stepa: And also obtain the Excitation table of available. . Hip-flop.

step 3: - obtain the supressions for the inputs of the existing.

Jup-Jup in terms of the inputs of the required flip-Jup

and the present state variables of the Existing flip-Jup

and implement them.

ionwersion of T-flipflop to S-R flipflop (Excitation table)

Available flip-flop -> T-flipflop (Excitation table)

Required flip-flop -> S-R flipflop (Characteristic table)


						K-map for T
I	5	R	an	antl	<u> </u>	DON A
۱ ۱	0	0	0	0	O	3/00/01
	٠٥٠	0) (.		σ	\[\frac{1}{2}\]\[\text{O}_1\]\
	O	1	0	lo	0	
	0	li,	1	0	1	1 11080
]	0	0	1		
ļ	1	0	1	1	0	T= 5. 0 + R an.
j	l	1	0	X	X	
	11	1	1	<u> </u>	<u> </u>	

Logic diagram

conversion of T-flip-flop to D-flip-flop.

Available > T-flip-flop > excetation table

Required -> D-flip-flop -> characteristic table





construct a D-flip flop to some using 5-R flip flop.

Available > S-R flip flop -> cruitation table.


Required -> D flip flop -> characteristic table.

	0	On	an+1	S	R	
	0	0	0	O	X	
-	0	1	0	0	₩.	
ļ	l	0	1	1	\o	
			1.	X	0	





logic diagram.



Relige the S-R flep-flop by using J-k flip flop.

Trialiable > S-R -> excitation table


Required > J-K -> characteristic table

J	K.	an	ah+1	5	R
0	0	Ó	0	0	X
0	٥	1	1	\ X	O.
0	J	0	0	0	X
0	1	. 1	0	0	11
) ('	O	٥	1	۱ <u>ا</u>	0
1	0	1	1	/X	0
	1	0	l t	1	O
		1	0	0	

ţ	ՈՂՀ Թո	աթ -	lgs ?)
5/K	en ሊስ	_الـــ	Δ	<u>[D</u>
	D	X	0	0
 !	1	Xs	O ₁	
		S = j	σο̈́ι) ·
• • :	K-i	nap		R
Ţ	X	D	$\overline{\bigcap}$	X
	O	0		מ


R = Koun

logic diagram;-



convert J-K flip-flop to T flip-flop

T.	ଊ୷	& ₀₊₁	J	K
D	0	0	0.	χ
0]] }	J	x	(A)
1	0	1	17	X
}	[}_[0	X	




logic-diagram

conversion of D-flep flop to T flip-flop.

- * Available -> 0-flipflop -> excitation table
- * Available > T-flipflop > characteristic table.


	Т	(a)	@n+1	D
	0	0	0	0
	\bigcirc	1	1	
ľ	1	0	1	0
	1		0	

K-map to D



D = T.

logic diagram



Counters: - A digital counter is a set of flip-flops whose states charge in response to pulses applied at the input to the counter.

- -> The name itself it indicates, a counter is used to count
- → counters may be asynchronous counters on synchronous counters are also called supple counters.
- → In a synchronous counters Fliptlops are not truggered simultaneously. The clock does not directly control the time at which every stage charges state.
- The counter is triggered at the same time.

 The comparison of synchronous and A synchronous counters

A syncholor Counters

synchronous counters.

- I In this type of counter FF's ove connected in such a way that the output of first FF druces the clock for the second FF, the output of the second FF to the third FF. a. All the FF's ove not clocked
- Simultareously.


 3. Design and implement is very 3 simple ever for more number of states.
- 4. main drawback of these counters is their low speed as the clock who propagated through a number of FFS before it reaches the last FF.
- In this type of counter there is no connection between the output of joint FF and clock input of next FF and Soon.

 2. All the FF5 are clocked simultaneously.
 - 3. pesign and implementations, becomes tedious and complex as the number of states increases. 4 since clock is applied to all the Fr's simultaneously the total propagation delay is equal to the propagation delay of only one FF. Herce they we justen.

Synchronous counters:

- > synchronous counters have the advantages of high speed and less severe decoding problems but the disadvantage of houring more circuitry than that of Asynchronous counters perign steps of synchronous counters; -
- 1 number of flip-flops
- 2. state diagram.
- 3. choice of flip-flops and excitation table.
- 4 minimal expression for excitations
- 5 logic diagram.
- > pezign of a synchromous 3-bit up-down counter using J-KFF'S step1:- A 3-but counter requires 3-FFS. It has 8 states.
 - (000 --- 111) and all the states are valid.

Stepa: - State diagram




m=0 down counting

Step 3: - Excitation table

0 0 0 0 1 1 1 1 X 1 X 1 X 1 X 0 0 0 0 0							4 -		- 1
0 0 1 0 0 0 0 X 0 X 1 X 0 0 0 0 0 0 0 0	mode (m)	Present State	West Store	73	_K ₃	Ja	K2	J1 K	4
	0	0 0 0		1	X	1	X	, X	
	•	001	000	0	X	0	. X	®X 1	
		0 1 0	0 0 1	0	X	X	1	l X	
			0 1 0	0	Ϋ́	X	0	XI	١
			6 1 1	X	Į:	1	X	1 x	
0	·		1 0 0	X	Ď	0	X	1 × 1	}
			0	X	0	X	1	$\times 1/$	
	.0.		110	X	٥	\X	0	lx i	\


	·							· •/ •	(B)
	mode(m)	PS azaza,	N+5 au ₃ au ₂ au ₁	J _{3 K₃}	Jž	kک	J,	1	Κ,
	1 ,.	000	001	0 X	٥	λ	1	X	
	1	001	010	οχ	1	X	X	1	
	Ì,	010	0 11	0 X	Χ	0	1	X	
	1	011	100	1 X	X,	1	X	1	-: \
		100	1.01	X 0	O.	X	1	X	
ı	1	101	110	X 0 1	.	X	X. l	X	
	1		000	XI	Ĵ.	<u> </u>	Χ		
	Step 4:-	obtain the	ninimal ex	poession	. i (
١	Ja, M	i	·	3602 100	01,	^	0_	•	
	00 100	3		00 X	X ₁		X2		
	01		• 6	01 X	X _ S	$\left[\begin{array}{c} X \\ \end{array}\right]$	X		·
	11 X	XX	X	17	13	<u> U/s</u>	_19		· •
	10 1	- 2 - - - - - - - - - 	X	10 118	49	<u> </u>	10		
	\ \frac{1}{1}	10	ш <u>.</u> Ф, М.	Law K3	, = <u>a</u>	201M	+ 6026	ט _י על .	
	0302 00	01 11 11	2 6	3602 (DIM) K3	10 x		X	125	
	00/1			00 (X					
1	01 X	- ^- { + ^}- -	< 1			11			
		X	7	io x		$\left\{ \left\{ \frac{1}{x} \right\} \right\}$	 x		
	10	+ + + +		<u> </u>		1 M	801W	٠.	
	20,00	2 = 01 M+0	JM 0302	100 01	11	10			÷
	00 1	1, X ₃	C) on	XX	 	3 3			
	01/1	15 X	X 0		5	- 1 G	* - \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \		ä .
	11/1	12 1 13 X ₁₃	X	1 1	3	5 1			· · · · · · · · · · · · · · · · · · ·
	io	st la XII	X	<u> </u>	1	10	1	· • ;	•
		J1 = 1		κ_{l_i}	≏ } ,				
			•				٠,		٠.



> resign of a synchrionous modulo - 6 Giray code counter.


Step 1:- number of flip flops - 3 FF'S


step a :- state diagram.



Step 3

ነ :					1
	Present State	next state	Required	skeitatio	m2)
•		ay ay ay	T ₃ T ₂	<u> </u>	
	ay ay au	001	. o c)	1
•	0 0 0		0	i o	
1	0 0 1	0 1	0	3 1	,,
	0 1 0	$\sqrt{100}$	3)	o o	
	•	. √§ 1 1	0.	0.7	,
-	1 1 0	200	1	1 1	ļ
	L				•





;; ;; ,	V.		÷				,
	Povenent state	next state	Jy Ky	J ₃ K ₃	J ₂ K ₂	J, Ki	<u>_</u>
1	ay as as a	. Qu Ay By &,				V X	
. [0000	0001	OX	OX	OX	`	- -
	0001	0 0 1 0	o x	οχ	Į Ž	又一	
	0 0 1.0	0.0	o x	οX	χO	1 X	
	0011	0 1 0 0	ox	1 X	ΧΙ	XI	
	0100	0101	30 X	ΧO	οх	1 %	
	0101	0 10	(D) X	X O	1 X	X I	
	0110	0 11	0 X	ΧO	X.0	ιχ	
		1000	1 x	χl	χΙ	X.J	
1				0 X	0 ×	1X	
. N	1 0 0 0	1001	X O	0.X	o x	X 1	
	1001	0000	~ 1				
1	Ch-		`.				
	Stepy:-	10,01		0.00 Q.C.	4	- 10	
	1627 00 0 1 1 1 1	10 0,01200 01		.). Y	00 01	1210	
	00 -		- 	-` - -	x X		
	O) q 5 () X2 X12 X1		~~~	1 0	$\frac{2}{x}$	XXX	
	10 X2 X3 X	10 10 10		10		XX	

Jy = 20302 201

--|Ky = @j


\mathcal{J}_3	=0,0,
-----------------	-------

1	€00 •00		, .	4.
9 9 3	<u>.00</u>			10
00	<u> </u>	<u> </u>		$-\Delta$
01		[[X
11	X	X	X	
10			X	X


Ja= Qual


200	القاي	•					(
Caya	<u>, 00</u>	, C	<u>^</u>	1-16	7	<u></u>]
00 1 A	X			1	\parallel		1
וט	X	4	×		-	<u></u>	ļ
- []	. 🗷	 	_	Х.		×_	_
10	X	Ţ	<u>×</u>	X	\downarrow	<u> </u>	

t2=01



k3=20,00,






Design a J-k counter that goes through states 3,4,6,7 and 3...!

18 the counter self-storting (take a remaining states are invalid)


Step 1: - number of flip-flops - 3 flip-flops.

Step 2: - State diagram.



Step 3:- excitation table

			40	
Present State	next state	Required	inpuls.	·
1 .	a ₃ a ₂ a ₁	J ₃ K ₃	Ja Ka	$J_1 \times I$
ay ay		YY	<u> </u>	×
1 0 1 1 1	100	1 1	~)	
1 0 0	10	\ X 0	l X	0×1
	1	X O	× 0	t X
		XI	\times 0	X0
t t t				
				`



A synchizonous counters :-

Design a mod-6 Asynchromous counter using TFF'S

>A mod-6 counter has six stable states ooo, oo1, 010,011,100,

and 101. When six pulse is applied, the counter temporority

goes to 110 state but immediately reset to 000.


It requires three FF's because the smallest value of n satisfying the condition $N \le 2^n$ is n = 3: three FF's are have eight possible states, out of which only six are utilized and remaining two states 110 and 111.

> For the design, To write a touth table with the present state outputs ay and ay and ay as the vocumbles, and reset R as the output.

R=0 for R=1 for R=1 for R=1 for R=X for R=X

٠. ـ		
Alten pulses	State a)3 ay au	R
Ö	0 0 0	Ö
1.	0.01	o
	010	0
3	011	0 /
4 .	ι οο	0
5	1 0 1	0
6	1.10	
•.	V V V	
	0.00	

	J. Y.				
70		1 1	1	1	1
60 ₁ 0	<u>.</u> 0	[0		0
8), ⁰ , 6			0		0 (
0	0 1 0	ر م	 - -	1 1	<u> </u>
4		<u> </u>		- -\	<u> </u>
R > ' - (% - 1.1) -	()	. 1	, 1	<i>[</i>]	1
count o	ount wunt	count of	count a	იირს ტით 5 - 6	ילבי : '
Ö	1 2	<u>3</u>	ч ,	ten	•
				cho	inge to
					pint



Asyncholonous mod-10 country using T Flip-flops.


Two - but supple up-counter using negative edge-touggered flip flops:


The a-bit up - counter counts in the older 01, a, 3,0,1. Le ou, 01, 10, 11, 00, 01. etc. a a-bit supple up-counter, using negative edge-truggered J-k FFs, The counter initially reset to 00 when first clock pulse is applied, FF, toggles at the negative-going edge of this pulse, therefore, a, goes from low to high. This becomes a positive-going signal at the clock input of FFa.


or particle - going significant and hence, the state of the counter after one clack pulse is by; = 1 and by = 0.

> 30 next! clock pulse FF1 is change to 1 to 0. then negative going edge of this pulse FF2 is change to 0 to 1. Ou=0 and Ou=1

90 next clack pulse FF, is change to a to 1. there positive










Shift registers:

- As a flip-flop can store only one but of data, a o' or a 1, it is rejerved to as a single-but register. when more buts of total one to be stored, a number of a number of FR's are used.
- A register us a set of fr's used to stole binary data. The stolage capacity of a register is the number of bits of digital data it can retain
- -> shift-register one a type of logic circuits closely related to
- The bossic difference between a shift register and counter. is that a shift register and counter is that a shift register between a shift register and counter. is that a shift register has no specified sequence of states except in ortain very specialized applications.
- I where are a counter him as specified sequence of states.

 Data Transmission in shift registers!
- -> A number of flip-flop's connected together such that data may be shifted into and shifted out of them is called ai Shift-register.
- -> patai may be shifted into 81 out of the register either in suital form 82 in parallel form. So, there are four types of shift-registers. They are








logic diagram of a 4-bit parallel- in, parallel-out

Possablet - in, Serial - out Shift - register: -

ore entered simultaneously into their respective stages on parallel lines, rather than on a but-by-but basis over a single line. a.4-but parallel -in, social-out, shift register using 0-FFs. There are four data lines A,B,C and O through which the data is entered into the register in parallel tom.



The signal & shift | LOAO allows on the data to be entered into the register in parallel form. (b) the data to be shifted out serially from tourinal By.

-> when shift I load line is high, gotes Gi, Giz and G3 are disabled, but Gu, Gis, Gi6 are enabled allowing the data tits to shift sight

from one-stage to the next.


-> when shift I load line is low, gates Gry Grz and Grz are disabled where as gates G1, G12 and C13 are enabled allowing the data input to appear at the o inputs of the respective FFS.

-) when clock pulse is applied, these data buts are shifted to the a output terminals of the FFS and, therefore, data is inputted in

one step.

-> The OR Grate allows either the asimal shifting operation of the parallel datas entry depending on which Arvis gates are enabled by the level on the shift [Load input.

> Bi-directional shift register:




-> A bi-directional shift register is one in which the data bits can be shifted from left to right & from Right to left.

-> in above figure 4-bit serial-in, serial-out, birdirectional (Shift left, Shift right) Shift righteri.

- whent Right / left is a 1, the logic circuit works as a shift -
- when Right Telt is a o the logic circuit works as a shift-left shift register.
- The bi-directional operation is achieved by using the mode signal and two AND gates and one or Grate for each stage.
- > whent made signal Right left is a'l the 6 AND Grates.

 G1, G12, G13 and G14 and are enabled and disables the AND Grates C15, G16, G17 and G18 and the state of a output of each FR is passed trabugh the gate to the D input of the following FF.
- when mode signal Right [left is a o' the AND Gates.

 Gi, Giz, Giz and Giu are disabled, and enabled the AND gates Gis, Gib, Giz and Gis and the state of a output of each FF is passed through the gate to the D input of the preceding FF.



- -> A register capable of shifting in one direction only is a unidirectional shift register one that can shift in both directional is a bi-directional shift register.
- -> If the register has both shifts and parallel load capabilian tres, it is referred to as a universal shift register.
- → A universal shift register has both shifts as it means whose input can be either in sevial form or in parallel form and whose output also can be either in sevial form or in parallel form.
- -> A universal shift register can be realized using multiplexurs. it consists of four D. flip flaps and four multiplexurs.
- The four multiplexure have two common selection inputs S_1 and S_2 . Input 0 in each multiplexure is selected when $S_1S_0=00$ input 1 is selected when $S_1S_0=01$, and input a is selected when $S_1S_0=11$.
- → when SiSo=0, the present value of the register is applied to the D-input of flip-flops. This condition forms a path from the output of each flip-flop into the input of the same flip-flop.

 > when SiSo=01, terminal 1 of

mode control	Register operation
S ₁ S ₀ 0 0 1 0	No charge Shift right Shift left parallel load.

- the multiplexion inputs have a path to the piptlops. This causes a shift path to the principle of the fliptlops. This causes a shift path to the proportion, with the serial input transferred into fliptlop A4.
- other Sevial input going into flip-flop AI.
- -> Finally 5,50 = 11 the binary information on the parallel


input lines is transfurred into the register simultaneously.

during the next clock edge.

Buffer Register :-

Some registers do nothing more than stowing a binary word. The buffer register is the simplest of registers. It simply stores the binary word. The buffer may be a controlled buffer most of the buffer registers use 0-flip flaps.

The tringry word to be stored is applied to the data terminals on the application of clock pulse, the output word becomes the same as the word applied at the input terminals the input word is loaded into the register by the application of



and and an an ext Xa X3 X2 X1


Combrolled butter Register

In Buffer register is too primitive to be of any use. it needs some control over the x buts, that is some way of holding them off until we are ready to store them.

becomes, at = 0000.

I when the goes high, the register is ready the action.

Load is the control input when load is high, the data bits x can reach the prince of FF's. At the positive - going edge of the next clock pulse, the register is loaded.



logic diagram of a 4-bit controlled buffor Register.

when load is low, the x buts cannot reach the FF'S. At the same time, the inverted signal Load is high. This follows each flip-flop output to feed back to its data input. Therefore, data is circulated of retained as each clack pulse arounders. In other words, the contents of the register remain withough in spute of the clack pulses.

In other words, the contents of the register remain withough in spute of the clack pulses.

mble T-FS.


Shifte Register counters: -

Shift register counters are obtained from Serial-in Serial-out Shift registers by providing feedback from. The output of the last ff to the input of the first ff.
These devices are called counters because they exhibit a specified expense of states. The most widely used Shift register

counter is the sung counter I simple sung counter) tuisted oring counter (Johnson counter on the soutch-bull "

Ring counter: -

This is the simplest shift register counter. The bassic ring counter using D-FFS. The realization of this counter using J-k FFS is shown telow figure. Its fip-flops are arrivinged as in a normal shift register, that is the a output of each state is connected to the Dinput of the next stage, but the au output of the Last FF is connected back to the D-input of the first FF such that the array of FFS is arranged in rund and, therefore, the name suine counter...



In most instances, only a single 1 is in the register and is made to circulate around the register as long as clock pulses are applied. Initially, the first ff is present to a.1. so, the initial state is 1000, that is @1=1, 0,=0, 0,=0 and On-a After each clock pulse, the contents of the register are shifted to the right by one bit and any is shifted back to be, The sequence repeats after four clock pulses. The number of distinct States in the ning counter.

Parished Risag Country =

THITTHE

Timing diagram of a 4-bit sung counter.

1000	
	Ä
(0001)	0)
(0010)	
	~ 2091


state-diagram.

35		4 1		
Ø ₁₀	മ്പു	843	ا بن	Afterilk pul
	0	O	0	O _.
n.	1	0	0	1.1
0	0	1	0	2
	0	0	1	3
0	•	•	n	Y
	: O -:	<u> </u>	D	2
	:	0	υ <u>.</u>	6
0	0		O	1 7.
0	0	0	<u> </u>	

Tuisted Ring counter: -

Sequence table.

The counter is obtained from a serial-in, Soual -out shift register by prioritaining feedback from the inverted output of the last FF to the 10 input of the first FF. The ou output of each stage is connected to the o input of the next stage, but the To output of the last stage is connected to the D'input of first stage, therefore, the truisted oring counter.



'et initally all the FFS be reset, that is the state of the counter be about after each clock pulse, the level of ay is shifted to ay, the level of ay to ay and the level of ay to ay and the sever of ay to ay and the sever eight clock pulses.

Sequence is repeated after every eight clock pulses.

An not Johnson counter can have an imagine states and can count up to an pulses. So, it is a mod-an counter.

Applications of flip flop:

- 1. parallel data ettrage
- a serial data storage
- 3. Transfer of data.
- 4. social to parallel conversion
- 5. parallel to serial conversion
- 6. counting
- 7. pregiency devision.

Applications of shift register

- 1. Time delays
- 2 serial parallel data conversion
- 3. Ring Counters
- 4. miversal Asynchronous receiver transmitter.

Flip-flop operating characteristics

propagation delay time! — The output of or flip flop will not change state immediately after the application of the clock signal on a synchronous inputs. The time interval between the time of application of the triggoring edge or Asynchronous inputs and the time at which the output actually makes a transition is called the propagation delay" time of the flip-flop. It is usually in the rrange of a few os to 1415.

pulse to the low-to-high transition of the output.

> propagation delay to the measured from the truggering of the clock pulse to the high to low transistion of the output.

truggering edge.

Sov. point on the truggering edge.

Sov. point on the truggering edge.

Sov. point on the high to-low.

high to-low.

propagation delays tplu and tphi writ clk.

>> Priopagation delay to LH measured from the PRESET input to the low-to-high transition of the output

-> poropagation delay to the measured from the CLEAR input to the high-to-low townshition of the output

PRE triggering edge 50% point on the triggering edge


| 50% point on the triggering edge triggering edge |
| 50% point on the au | 50% point on the high-to-low |
| 1000-to-high | triansation of au |
| 2 triansation of au |
| 3 triansation of au |
| 4 triansation of au |
| 4 triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation of au |
| 50% point on the triansation o

set-up-time: - The set-up-time (ts) is the minimum time for which the control levels need to the maintained constant on the input terminals of the flip-flop, pould to the accural of the buggering edge of the clock pulse

hold time: - The hold time (th) is the minimum time for which the control signals need to be maintained constant at the input terminals of the flip flop, after the arrival of the truggering edge of the clock pulse.

the highest frequency at which a flip flop can be reliably triggered. If the clock frequency is above this maximum, the flip flop would be mable to respond quickely enough and its operation will be insteliable. The fmax limit will vory from one flip flop to another.

Pulse widths: - The manufacturer usually specifies the minimum pulse widths for the clock and a synchronous inputs. For the clock sugnal, the minimum High time tw(H) and the minimum Low time tw(L) are specified and for asynchronous inputs.



cik. Ktwith twills

PRE
87
CLR
twllk
(b) PRESET 81 CLEAR

minimum pulse widths.

clock transition times; -FBI reliable triggering, the clock waveform transition times (riese and fall times) should be kept very short. If the clock sugnal takes too long to make the transitions from one level to other, the flip-flop may either trigger erratically or not trigger at all.

power dissupation: - The power dissupation of a flep-flop 18 the total power consumption of the device. It 195

vcc = supply voltage P=VCC. Icc Icc = current

The power dissipation of a flip-flop is usually in mw. If a digital system has N-flip flops and if each flip-flop dissipates Pmu of power, the total power requirements

PTOT = N. VCC. ICC

=(M·P) mw

MODULE-IV:


Sequential Logic Circuits - I

Sequential circuits

Classification of sequential circuits: Sequential circuits may be classified as two types.

- 1. Synchronous sequential circuits
- 2. Asynchronous sequential circuits

Combinational logic refers to circuits whose output is strictly depended on the present value of the inputs. As soon as inputs are changed, the information about the previous inputs is lost, that is, combinational logics circuits have no memory. Although every digital system is likely to have combinational circuits, most systems encountered in practice also include memory elements, which require that the system be described in terms of sequential logic. Circuits whose output depends not only on the present input value but also the past input value are known as sequential logic circuits. The mathematical model of a sequential circuit is usually referred to as a sequential machine.



Comparison between combinational and sequential circuits

Combinational circuit	\$equential circuit
1. In combinational circuits, the	
output	1. in sequential circuits the output variables at
variables at any instant of time are	any instant of time are dependent not only on
dependent only on the present input variables	the present input variables, but also on the present state
2.memory unit is not requires in	2.memory unit is required to store the past
combinational circuit	history of the input variables
3. these circuits are faster because the delay between the i/p and o/p due to propagation delay of gates only	
4. easy to design	4. comparatively hard to design

Level mode and pulse mode asynchronous sequential circuits:





Figure 1: Asynchronous Sequential Circuit

Fig shows a block diagram of an asynchronous sequential circuit. It consists of a combinational circuit and delay elements connected to form the feedbackloops. The present state and next state variables in asynchronous sequential circuits called secondary variables and excitation variables respectively..

There are two types of asynchronous circuits: fundamental mode circuits and pulse mode circuits.

Synchronous and Asynchronous Operation:

Sequential circuits are divided into two main types: synchronous and asynchronous. Their classification depends on the timing of their signals. Synchronous sequential circuits change their states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running clock signal. The clock signal is generally some form of square wave as shown in Figure below.



From the diagram you can see that the clock period is the time between successive transitions in the same direction, that is, between two rising or two falling edges. State transitions in synchronous sequential circuits are made to take place at times when the clock is making a transition from 0 to 1 (rising edge) or from 1 to 0 (falling edge). Between successive clock pulses there is no change in the information stored in memory.

The reciprocal of the clock period is referred to as the clock frequency. The clock width is defined as the time during which the value of the clock signal is equal to 1. The ratio of the clock width and clock period is referred to as the duty cycle. A clock signal is said to

be active high if the state changes occur at the clock's rising edge or during the clock width. Otherwise, the clock is said to be active low. Synchronous sequential circuits are also known as clocked sequential circuits.

The memory elements used in synchronous sequential circuits are usually flip-flops. These circuits are binary cells capable of storing one bit of information. A flip-flop circuit has two outputs, one for the normal value and one for the complement value of the bit stored in it. Binary information can enter a flip-flop in a variety of ways, a fact which give rise to the different types of flip-flops. For information on the different types of basic flip-flop circuits and their logical properties, see the previous tutorial on flip-flops.

In asynchronous sequential circuits, the transition from one state to another is initiated by the change in the primary inputs; there is no external synchronization. The memory commonly used in asynchronous sequential circuits are time-delayed devices, usually implemented by feedback among logic gates. Thus, asynchronous sequential circuits may be regarded as combinational circuits with feedback. Because of the feedback among logic gates, asynchronous sequential circuits may, at times, become unstable due to transient conditions. The instability problem imposes many difficulties on the designer. Hence, they are not as commonly used as synchronous systems.

Fundamental Mode Circuits assumes that:

- 1. The input variables change only when the circuit is stable
- 2. Only one input variable can change at a given time
- 3. Inputs are levels are not pulses

A pulse mode circuit assumes that:

- 1. The input variables are pulses instead of levels
- 2. The width of the pulses is long enough for the circuit to respond to the input
- 3. The pulse width must not be so long that is still present after the new state is reached.

Latches and flip-flops

Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The main difference between latches and flip-flops is that for latches, their outputs are constantly affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.

There are basically four main types of latches and flip-flops: SR, D, JK, and T. The major differences in these flip-flop types are the number of inputs they have and how they change state. For each type, there are also different variations that enhance their operations. In this chapter, we

will look at the operations of the various latches and flip-flops.the flip-flops has two outputs, labeled Q and Q'. the Q output is the normal output of the flip flop and Q' is the inverted output.




Figure: basic symbol of flipflop

A latch may be an active-high input latch or an active –LOW input latch.active – HIGH means that the SET and RESET inputs are normally resting in the low state and one of them will be pulsed high whenever we want to change latch outputs.


SR latch:

The latch has two outputs Q and Q'. When the circuit is switched on the latch may enter into any state. If Q=1, then Q'=0, which is called SET state. If Q=0, then Q'=1, which is called RESET state. Whether the latch is in SET state or RESET state, it will continue to remain in the same state, as long as the power is not switched off. But the latch is not an useful circuit, since there is no way of entering the desired input. It is the fundamental building block in constructing flip-flops, as explained in the following sections


NAND latch

NAND latch is the fundamental building block in constructing a flip-flop. It has the property of holding on to any previous output, as long as it is not disturbed.

The opration of NAND latch is the reverse of the operation of NOR latch.if 0's are replaced by 1's and 1's are replaced by 0's we get the same truth table as that of the NOR latch shown



NOR latch



The analysis of the operation of the active-HIGHNOR latch can be summarized as follows.

- 1. SET=0, RESET=0: this is normal resting state of the NOR latch and it has no effect on the output state. Q and Q' will remain in whatever state they were prior to the occurrence of this input condition.
- 2. SET=1, RESET=0: this will always set Q=1, where it will remain even after SET returns to 0
- 3. SET=0, RESET=1: this will always reset Q=0, where it will remain even after RESET returns to 0
- 4. SET=1,RESET=1; this condition tries to SET and RESET the latch at the same time, and it produces Q=Q'=0. If the inputs are returned to zero simultaneously, the resulting output state is erratic and unpredictable. This input condition should not be used.

The SET and RESET inputs are normally in the LOW state and one of them will be pulsed HIGH. Whenever we want to change the latch outputs..

RS Flip-flop:

The basic flip-flop is a one bit memory cell that gives the fundamental idea of memory device. It constructed using two NAND gates. The two NAND gates N1 andN2 are connected such that, output of N1 is connected to input of N2 and output of N2 to input of N1. These form the feedback path the inputs are S and R, and outputs are Q and Q'. The logic diagram and the block diagram of R-S flip-flop with clocked input




Figure: RS Flip-flop

The flip-flop can be made to respond only during the occurrence of clock pulse by adding two NAND gates to the input latch. So synchronization is achieved. i.e., flip-flops are allowed to change their states only at particular instant of time. The clock pulses are generated by a clock pulse generator. The flip-flops are affected only with the arrival of clock pulse.

Operation:

- 1. When CP=0 the output of N3 and N4 are 1 regardless of the value of S and R. This is given as input to N1 and N2. This makes the previous value of Q and Q'unchanged.
- 2. When CP=1 the information at S and R inputs are allowed to reach the latch and change of state in flip-flop takes place.
 - 3. CP=1, S=1, R=0 gives the SET state i.e., Q=1, Q'=0.

- 4. CP=1, S=0, R=1 gives the RESET state i.e., Q=0, Q'=1.
- 5. CP=1, S=0, R=0 does not affect the state of flip-flop.
- 6. CP=1, S=1, R=1 is not allowed, because it is not able to determine the next state. This condition is said to be a —race condition!.

In the logic symbol CP input is marked with a triangle. It indicates the circuit responds to an input change from 0 to 1. The characteristic table gives the operation conditions of flip-flop. Q(t) is the present state maintained in the flip-flop at time _t'. Q(t+1) is the state after the occurrence of clock pulse.

-					
-	ru	th	ta	h	P

S	R	Q(1+1)	Comments
0	0	Qı	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	*	Not allowed

Edge triggered RS flip-flop:

Some flip-flops have an RC circuit at the input next to the clock pulse. By the design of the circuit the R-C time constant is much smaller than the width of the clock pulse. So the output changes will occur only at specific level of clock pulse. The capacitor gets fully charged when clock pulse goes from low to high. This change produces a narrow positive spike. Later at the trailing edge it produces narrow negative spike. This operation is called edge triggering, as the flip-flop responds only at the changing state of clock pulse. If output transition occurs at rising edge of clock pulse $(0 \Box 1)$ it is called positively edge triggering. If it occurs at trailing edge ($1 \Box$ 0) it is called negative edge triggering. Figure shows the logic and block diagram.






Figure: Edge triggered RS flip-flop

D flip-flop:


The D flip-flop is the modified form of R-S flip-flop. R-S flip-flop is converted to D flip-flop by adding an inverter between S and R and only one input D is taken instead of S and R. So one input is D and complement of D is given as another input. The logic diagram and the block diagram of D flip-flop with clocked input



When the clock is low both the NAND gates (N1 and N2) are disabled and Q retains its last value. When clock is high both the gates are enabled and the input value at D is transferred to its output Q. D flip-flop is also called —Data flip-flop||.




Edge Triggered D Flip-flop:



PRESET	CLEAR	CP	D	Q
0	0	×	X	*(forbidden)
O	1	×	×	1
1	O	×	×	O
1	0	O	×	NC
1	1	1	×	NC
1	1	1	×	NC
1	1	Ť	0	0
1	1	+	1	1

Figure: truth table, block diagram, logic diagram of edge triggered flip-flop JK flip-flop (edge triggered JK flip-flop)

The race condition in RS flip-flop, when R=S=1 is eliminated in J-K flip-flop. There is a feedback from the output to the inputs. Figure 3.4 represents one way of building a JK flip-flop.



Truth table

J	K	Q(1+1)	Comments
0	0	Qı	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	Q'ı	Complement/ toggle.

Figure: JK flip-flop

The J and K are called control inputs, because they determine what the flip-flop does when a positive clock edge arrives.

Operation:

- 1. When J=0, K=0 then both N3 and N4 will produce high output and the previous value of Q and Q' retained as it is.
- 2. When J=0, K=1, N3 will get an output as 1 and output of N4 depends on the value of Q. The final output is Q=0, Q'=1 i.e., reset state
- 3. When J=1, K=0 the output of N4 is 1 and N3 depends on the value of Q'. The final output is Q=1 and Q'=0 i.e., set state
- 4. When J=1, K=1 it is possible to set (or) reset the flip-flop depending on the current state of output. If Q=1, Q'=0 then N4 passes '0'to N2 which produces Q'=1, Q=0 which is reset state. When J=1, K=1, Q changes to the complement of the last state. The flip-flop is said to be in the toggle state.

The characteristic equation of the JK flip-flop is:

$$Q_{next} = J\overline{Q} + \overline{K}Q$$

JK flip-flop opera	atio	on [[]	<u> 28]</u>						
	Characteristic table			Excitation table				-	
	J	K	Qnext	Comment	Q	Qnext	J	K	Comment
	0	0	Q	hold state	0	0	0	X	No change
	0	1	0	reset	0	1	1	X	Set
	1	0	1	set	1	0	X	1	Reset
	1	1	Q	toggle	1	1	X	0	No change

T flip-flop:

If the T input is high, the T flip-flop changes state ("toggles") whenever the clock input is strobed. If the T input is low, the flip-flop holds the previous value. This behavior is described by the characteristic equation




Figure: symbol for T flip flop

$$Q_{next} = T \oplus Q = T \overline{Q} + \overline{T} Q$$
 (expanding the XOR operator

When T is held high, the toggle flip-flop divides the clock frequency by two; that is, if clock frequency is 4 MHz, the output frequency obtained from the flip-flop will be 2 MHz This "divide by" feature has application in various types of digital counters. A T flip-flop can also be built using a JK flip-flop (J & K pins are connected together and act as T) or D flip-flop (T input and Previous is connected to the D input through an XOR gate).

T flip-flop ope	rati	ion [[]	28]						
	Ch	arac	cteristic	table	Excitation table				
	T	Q	Q_{next}	Comment	Q	Q_{next}	T	Comment	
	0	0	0	hold state (no clk	3) 0	0	0	No change	
	0	1	1	hold state (no clk	1) 1	1	0	No change	
	1	0	1	toggle	0	1	1	Complement	
	1	1	0	toggle	1	0	1	Complement	

Flip flop operating characteristics:

The operation characteristics specify the performance, operating requirements, and operating limitations of the circuits. The operation characteristics mentions here apply to all flip-flops regardless of the particular form of the circuit.

Propagation Delay Time: is the interval of time required after an input signal has been applied for the resulting output change to occur.

Set-up Time: is the minimum interval required for the logic levels to be maintained constantly on the inputs (J and K, or S and R, or D) prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.

Hold Time: is the minimum interval required for the logic levels to remain on the inputs after the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.

Maximum Clock Frequency: is the highest rate that a flip-flop can be reliably triggered. Power Dissipation: is the total power consumption of the device. It is equal to product of supply voltage (Vcc) and the current (Icc).

P=Vcc.lcc


The power dissipation of a flip flop is usually in mW.

Pulse Widths: are the minimum pulse widths specified by the manufacturer for the Clock, SET and CLEAR inputs.

Clock transition times: for reliable triggering, the clock waveform transition times should be kept very short. If the clock signal takes too long to make the transitions from one level to other, the flip flop may either triggering erratically or not trigger at all.

Race around Condition

The inherent difficulty of an S-R flip-flop (i.e., S = R = 1) is eliminated by using the feedback connections from the outputs to the inputs of gate 1 and gate 2 as shown in Figure. Truth tables in figure were formed with the assumption that the inputs do not change during the clock pulse (CLK = 1). But the consideration is not true because of the feedback connections



Consider, for example, that the inputs are J = K = 1 and Q = 1, and a pulse as shown in Figure is applied at the clock input.

After a time interval t equal to the propagation delay through two NAND gates in series, the outputs will change to Q = 0. So now we have J = K = 1 and Q = 0.

After another time interval of t the output will change back to Q = 1. Hence, we conclude that for the time duration of tP of the clock pulse, the output will oscillate between 0 and 1. Hence, at the end of the clock pulse, the value of the output is not certain. This situation is referred to as a race-around condition.

Generally, the propagation delay of TTL gates is of the order of nanoseconds. So if the clock pulse is of the order of microseconds, then the output will change thousands of times within the clock pulse.

This race-around condition can be avoided if tp < t < T. Due to the small propagation delay of the ICs it may be difficult to satisfy the above condition.

A more practical way to avoid the problem is to use the master-slave (M-S) configuration as discussed below.

Applications of flip-flops:

Frequency Division: When a pulse waveform is applied to the clock input of a J-K flip-flop that is connected to toggle, the Q output is a square wave with half the frequency of the clock input. If more flip-flops are connected together as shown in the figure below, further division of the clock frequency can be achieved

Parallel data storage: a group of flip-flops is called register. To store data of N bits, N flip-flops are required. Since the data is available in parallel form. When a clock pulse is applied to all flip-flops simultaneously, these bits will transfer will be transferred to the Q outputs of the flip flops.

Serial data storage: to store data of N bits available in serial form, N number of D-flip-flops is connected in cascade. The clock signal is connected to all the flip-flops. The serial data is applied to the D input terminal of the first flip-flop.

Transfer of data: data stored in flip-flops may be transferred out in a serial fashion, i.e., bit-by-bit from the output of one flip-flops or may be transferred out in parallel form.

Excitation Tables:


Previous State -> Present State	D
0 -> 0	0
0 -> 1	1
1 -> 0	0
1 -> 1	1

Previous State -> Present State	J	K
0 -> 0	0	X
0 -> 1	1	X
1 -> 0	X	1
1 -> 1	X	0

Previous State -> Present State	S	R
0 -> 0	0	X
0 -> 1	1	0
1 -> 0	0	1
1 → 1	Х	0

Previous State -> Present State	Т	
0 -> 0	0	
0 -> 1	1	
1 -> 0	1	
1→1	0	


Conversions of flip-flops:



The key here is to use the excitation table, which shows the necessary triggering signal (S,R,J,K, D and T) for a desired flip-flop state transition:

Q_t	Q_{t+1}	S	R	J	K	D	T
0	0	0	x	0	x	0	0
0	1	1	0	1	x	1	1
1	0	0	1	x	1	0	1
1	1	x	0	x	0	1	0

Convert a D-FF to a T-FF:




We need to design the circuit to generate the triggering signal D as a function of T and Q: . Consider the excitation table:

$$D = f(T, Q)$$
.

Q_t	Q_{t+1}	T	D
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1


Treating as a function of and current FF state



$$D = T'Q + TQ' = T \oplus Q$$


Convert a RS-FF to a D-FF:

We need to design the circuit to generate the triggering signals S and R as functions of and consider the excitation table:




Q_t	Q_{t+1}	D	S	R
0	0	0	0	x
0	1	1	1	0
1	0	0	0	1
1	1	1	x	0

The desired signal and can be obtained as functions of and current FF state from the Karnaugh maps:




$$S = D$$
, $R = D'$



Convert a RS-FF to a JK-FF:


We need to design the circuit to generate the triggering signals S and R as functions of, J, \mathbf{K} .

Consider the excitation table: The desired signal and as functions of, and current FF state can be obtained from the Karnaugh maps:



Q_t	Q_{t+1}	J	K	S	R
0	0	0	x	0	x
0	1	1	x	1	0
1	0	x	1	0	1
1	1	x	0	x	0

K-maps:



The Master-Slave JK Flip-flop:

The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse. The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop as shown below.

The input signals J and K are connected to the gated "master" SR flip-flop which "locks" the input condition while the clock (Clk) input is "HIGH" at logic level "1". As the clock input of the "slave" flip-flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle. The outputs from the "master" flip-flop are only "seen" by the gated "slave" flip-flop when the clock input goes "LOW" to logic level "0". When the clock is "LOW", the outputs from the "master" flip-flop are latched and any additional changes to its inputs are ignored. The gated "slave" flip-flop now responds to the state of its inputs passed over by the "master" section. Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip-flop are fed through to the gated inputs of the "slave" flip-flop and on the "High-to-Low" transition the same inputs are reflected on the output of the "slave" making this type of flip-flop edge or pulse-triggered. Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to the output on the falling-edge of the clock signal. In other words, the Master-Slave JK Flip-flop is a "Synchronous" device as it only passes data with the timing of the clock signal.