摘要:

本次 Lab 共包含 Prefix Sum 與 histogram 兩種不同運算的優化。

Prefix Sum:


運算說明:

```
Prefix sum 計算的是一個輸入序列的累加值,具體公式如下:out_0=in_0 out_1=in_0+in_1 out_2=in_0+in_1+in_2 out_3=in_0+in_1+in_2+in_3 \dots
```

原始設計:

```
Prefix sum 為 top function, in 與 out 皆以 maxi 介面傳輸。(SIZE = 128)

void perfixsum(int in[SIZE], int out[SIZE]){
  out[0] = in[0];
  for(int i=1; i<SIZE; i++){
    #pragma HLS PIPELINE
    out[i] = out[i-1] + in[i];
  }
}
```




+		++		++-			+	+	+	+	+-	+-	+	+
- 1	Modules	Issue		Latency	Latency	Iteration	1	Trip	1	1	1	1	1	1
	& Loops	Type	Slack	(cycles)	(ns)	Latency	Interval	Count	Pipelined	BRAM	DSP	FF	LUT	URAMI
+		++		++-		++	+	+	+	+-	+-	+-	+	+
- 1	+ perfixsum	Timing	-0.00	159	1.590e+03	-	160	-	no	4 (1%)	-1	1122 (1%)	1704 (3%)	-1
-	+ perfixsum_Pipeline_VITIS_LOOP_5_1	Timing	-0.00	131	1.310e+03	-	131	-	no	-1	-1	113 (~0%)	136 (~0%)	-1
-	o VITIS_LOOP_5_1	-	7.30	129	1.290e+03	4	11	127	yes	-1	-	-1	-1	-1

耗時:159個 cycles

問題點:out[i-1] 與 out[i] 之間存在 RAW 的 memory dependency 關係,從 memory 讀回 output array 的值需要時間,而這個讀回的動作可以用一個 local 變數代替。

使用 local 變數優化:

```
void perfixsum(int in[SIZE], int out[SIZE]){
   int A = 0;
   for(int i=0; i<SIZE; i++){
        #pragma HLS PIPELINE rewind
        A += in[i];
        out[i] = A;
   }
}</pre>
```



+	-+-	+	+	+-		+	+	+	+	+	+	+		++
Modules	1	Issue	1	Latency	Latency	Iteration	1	Trip	1	1	- 1	1		1 1
& Loops	Ĺ	Type	Slack	(cycles)	(ns)	Latency	Interval	Count	Pipelined	BRAM	DSP	FF	LUT	URAM
+	-+-	+	+	+-		+	+	+	+	+	+	+		++
+ perfixsum	1	Timing	-0.001	146	1.460e+03	- [147	-1	nol	4 (1%)	-1	948 (~0%)	1384 (2%)	1 -1
+ perfixsum Pipeline VITIS LOOP 8 1	1	Timing	-0.001	132	1.320e+03	-	132	-1	nol	-1	-	113 (~0%)	136 (~0%)	-
o VITIS_LOOP_8_1	1	-1	7.30	130	1.300e+03	4	1	128	yesl	-1	-	-1	-	-1
. – – –														

耗時:147個 cycles

總執行時間雖然縮短,但奇怪的是兩者Ⅱ皆為1,而主要時間差似乎在loop外面?

使用 loop unroll 優化:

由於 loop unroll 需要搭配 array partition,而 in 與 out 屬於 maxi 介面,因此需要先複製到 local array,進行 prefix sum 運算後再一次傳輸回去。

```
void perfixsum(int in[SIZE], int out[SIZE]){
   int local_in[SIZE], local_out[SIZE];
   #pragma HLS ARRAY_PARTITION variable=out cyclic factor=4 dim=1
   #pragma HLS ARRAY_PARTITION variable=in cyclic factor=4 dim=1
   for(int i=1; i<SIZE; i++){
      local_in[i] = in[i];
   }
   local_out[0] = local_in[0];
   for(int i=1; i<SIZE; i++){
        #pragma HLS UNROLL factor=4
        #pragma HLS PIPELINE
      local_out[i] = local_out[i-1] + local_in[i];
   }
   for(int i=1; i<SIZE; i++){
      out[i] = local_out[i];
   }
}</pre>
```

PS: '+' for module; 'o' for loop; '*' fo														
•			+							+	+	+		++
Modules		Issue		Latency	Latency	Iteration		Trip						
& Loops		Type	Slack	(cycles)	(ns)	Latency	Interval	Count	Pipelined	BRAM	DSP	FF	LUT	URAM
+	-+-	+	+	+		+	+	+	+	+	+	+		++
+ perfixsum	1	Timing	-0.00	316	3.160e+03	-1	317	-1	nol	12 (4%)	-1	1368 (1%)	2209 (4%)	-
+ perfixsum_Pipeline_VITIS_LOOP_11_1	-	Timing	-0.001	130	1.300e+03	-1	130	-1	no	-	-1	60 (~0%)	77 (~0%)	-
o VITIS_LOOP_11_1		-1	7.301	128	1.280e+03	31	11	127	yes	-1	-1	-1	-	-
+ perfixsum Pipeline VITIS LOOP 15 2		-1	0.61	361	360.000	-1	361	-	no	-	-1	386 (~0%)	342 (~0%)	-
O VITIS_LOOP_15_2		-1	7.30	341	340.000	51	11	31	yes	-1	-1	-1	-	-1
+ perfixsum_Pipeline_VITIS_LOOP_20_3		Timing	-0.001	130	1.300e+03	-1	130	-1	no	-	-1	47 (~0%)	107 (~0%)	
L O VITTS LOOP 20 3	1	-1	7 301	1281	1 280e+031	31	1.1	1271	Ves	-1	- 1	-1	_	1 -1

耗時: 316 個 cycles

其中 260 個 cycle 是 host 與 local array 的傳輸,而真正 prefix sum 的運算則降低至 34 個 cycles (相較前者使用 local 變數優化需要 132 個 cycles)。


如果 prefix sum 不是 top function,則可以採用此方案(因為不需要 maxi 的傳輸時間)。


在 FPGA 板子上的執行結果:

Histogram:

運算說明:

Histogram 計算的是一個輸入序列中每個值出現的次數分布,具體範例如下:





原始設計:

Histogram 為 top function,in 與 hist 皆以 maxi 介面傳輸。 (INPUT_SIZE = 1024, VALUE_SIZE = 128)

```
void histogram(int *in, int *hist) {
   int val;
   for(int i = 0; i < INPUT_SIZE; i++) {
        #pragma HLS PIPELINE
        val = in[i];
        hist[val] += 1;
   }
}</pre>
```

PS: '+' for module;														
& Loops					(ns)				-					URAM
+ histogram o VITIS_LOOP_41_1	İ	Timing II	-0.00 7.30	15371 15369	1.537e+05 1.537e+05	-I 25I	15372 15	- 1024	no yes	4 (1%)	- -	1077 (1%)	1266 (2%)	- -


耗時:15371 個 cycles

問題:由於 hist 的讀寫順序不規則, maxi 在此情況下讀寫效率極低,因此 loop interval 高達 15 個 cycles。

使用 local array 優化:

因此為了提高效率先將 hist 複製到 local array 再進行運算。

```
void histogram(int *in, int *hist) {
   int val, local_hist[VALUE_SIZE];
   for(int i = 0; i < VALUE_SIZE; i++) {
      local_hist[i] = hist[i];
   }
   for(int i = 0; i < INPUT_SIZE; i++) {
      #pragma HLS PIPELINE
      val = in[i];
      local_hist[val] += 1;
   }
   for(int i = 0; i < VALUE_SIZE; i++) {
      hist[i] = local_hist[i];
   }
}</pre>
```



PS: '+' for module; 'o' for loop; '*' f	or -+-	dataflow				+		+			+	+		+
Modules	i.	Issue		Latency	Latency			Trip	i	i	i	i	i	i
& Loops	-1	Type	Slack	(cycles)	(ns)	Latency	Interval	Count	Pipelined	BRAM	DSP	FF	LUT	URAM
+	-+-	+	+	+-	+	+	+	+	+	+	+	+	+	+
+ histogram		Timing	-0.001	2340	2.340e+04	-1	2341	-1	nol	6 (2%)	-	1208 (1%)	1849 (3%)	-
+ histogram Pipeline VITIS LOOP 9 1		Timing	-0.001	131	1.310e+03	-1	131	-	nol	-1	-1	62 (~0%)	77 (~0%)	-
O VITIS LOOP 9 1		-1	7.30	129	1.290e+03	31	11	128	yes	-1	-	-1	-1	-
+ histogram Pipeline VITIS LOOP 30 2	- 1	Timing	-0.001	2052	2.052e+04	-1	2052	-	nol	-1	-1	187 (~0%)	234 (~0%)	-
o VITIS_LOOP_30_2		III	7.30	2050	2.050e+04	51	2	1024	yes	-1	-	-1	-1	-
+ histogram Pipeline VITIS LOOP 36 3	- 1	Timing	-0.001	131	1.310e+03	-1	131	-	nol	-1	-1	46 (~0%)	75 (~0%)	-
O VITIS_LOOP_36_3	- 1	-1	7.30	129	1.290e+03	31	1	128	yes	-1	-	-1	-1	-
+	-+-	+	+		+-	+		+	+-		+		+	+

耗時: 2340 個 cycles

Ⅱ從先前的 15 降低至 2,而 Ⅱ無法降到 1 的原因出在 hist 存在 RAW 的 memory dependency!

消除 RAW Memory Dependency:

將次數寫回的時間點延後到下一個迴圈,若連續次讀到相同值則先累加,直到讀到不同值再寫 回。避免了 RAW 也降低了 array 的存取次數。

```
void histogram(int *in, int *hist){
    int val, local hist[VALUE SIZE];
    for(int i = 0; i < VALUE SIZE; i++){</pre>
        local hist[i] = hist[i];
    int old, acc;
    val = in[0];
    acc = local hist[val] + 1;
    #pragma HLS DEPENDENCE variable=local hist intra RAW false
    for(int i = 1; i < INPUT SIZE; i++) {</pre>
        #pragma HLS PIPELINE II=1
        old = val;
        val = in[i];
        if(old == val){
            acc += 1;
        }else{
            local hist[old] = acc;
            acc = local hist[val] + 1;
        }
    local hist[val] = acc;
    for(int i = 0; i < VALUE SIZE; i++) {</pre>
        hist[i] = local hist[i];
}
```

PS: '+' for module; 'o' for loop; '*' for dataflow

Modules & Loops		Issue Type	Slack	Latency (cycles)		Iteration Latency		Trip Count	 Pipelined	BRAM	DSP	FF	LUT	URAM
+ histogram	i	Timing	-0.00	1318	1.318e+04	-i	1319	-i	nol	6 (2%)	-1	1308 (1%)	1928 (3%)	-i
+ histogram Pipeline VITIS LOOP 7 1	1	Timing	-0.00	131	1.310e+03	-1	131	-1	nol	-1	-1	62 (~0%)	77 (~0%)	-1
O VITIS LOOP 7 1		-	7.30	1291	1.290e+03	31	11	128	yes	-	-	-	-1	-
+ histogram Pipeline VITIS LOOP 15 2		Timing	-0.00	1027	1.027e+04	-1	1027	-1	nol	-	-1	117 (~0%)	174 (~0%)	-1
0 VITIS_LOOP_15_2		-1	7.30	1025	1.025e+04	4	11	1023	yesl	-	-	-1	-1	-
+ histogram Pipeline VITIS LOOP 34 3		Timing	-0.00	131	1.310e+03	-1	131	-1	nol	-	-1	46 (~0%)	75 (~0%)	-1
o VITIS_LOOP_34_3		-1	7.30	129	1.290e+03	31	1	128	yesl	-	-1	-1	-1	-1
+	-+-	+	+	+	+	+	+	+	+		+	+	+-	+

耗時: 1318 個 cycles

消除 RAW 的 memory dependency 後 II 從 2 進一步降低至 1。