

### **HLS LabA Design Optimization**

Matrix Multiplication 2022/03/30


#### Outline

- Original code explanation
- Optimized code explanation
- Performance analysis
- Tradeoff

## Original code explanation

```
b
                                                                                              res
    #include "matrixmul.h"
47
                                                         Row
   □void matrixmul(
49
          mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
           mat b t b[MAT B ROWS][MAT B COLS],
50
           result t res[MAT A ROWS][MAT B COLS])
51
52
53
       // Iterate over the rows of the A matrix
                                                                              Col
54
        Row: for(int i = 0; i < MAT A ROWS; i++) {
55
           // Iterate over the columns of the B matrix
           Col: for(int j = 0; j < MAT_B_COLS; j++) {</pre>
56
57
              res[i][j] = 0;
              // Do the inner product of a row of A and col of B
58
              Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
59
                 res[i][j] += a[i][k] * b[k][j];
60
61
62
63
64
```

- ARRAY\_RESHAPE
  - New array with fewer elements but with greater bit-width



```
#include "matrixmul.h"

#woid matrixmul(

mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
 mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
 result_t res[MAT_A_ROWS][MAT_B_COLS])

#pragma HLS ARRAY_RESHAPE variable=b complete dim=1


#pragma HLS ARRAY_RESHAPE variable=a complete dim=2

#pragma HLS INTERFACE ap_fifo port=a

#pragma HLS INTERFACE ap_fifo port=b

#pragma HLS INTERFACE ap_fifo port=res


AP_MEMORY
```



Bit-width from 8-bit to 24-bit


Interface	Bitwidth	
a address0	2	
a_q0	24	
b_addressu		
b_address1	2	
b a0	24	
b_q1	24	
res_address0	4	
res_address1	4	
res_d0	16	
res_d1	16	

- INTERFACE ap\_fifo
  - Enable steam data transfer



- PIPELINE rewind
  - No pause between loops

Figure 55: Loop Pipelining with Rewind Option



```
mat_a_t a_row[MAT_A_ROWS];
       mat_b_t b_copy[MAT_B_ROWS][MAT_B_COLS];
       int tmp = 0:
       // Iterate over the rowa of the A matrix
       Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
         // Iterate over the columns of the B matrix
63
         Col: for(int i = 0: i < MAT B COLS; j++) {</pre>
     #pragma HLS PIPELINE rewind
65
              Do the inner product of a row of A and col of B
66
67
           tmp=0;
           // Cache each row (so it's only read once per function)
           if (j == 0)
             Cache_Row: for(int k = 0; k < MAT_A_ROWS; k++)</pre>
70
               a row[k] = a[i][k];
71
            // Cache all cols (so they are only read once per function)
73
           if (i == 0)
             Cache_Col: for(int k = 0; k < MAT_B_ROWS; k++)</pre>
74
               b_{copy}[k][j] = b[k][j];
75
           Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
76
77
             tmp += a_row[k] * b_copy[k][j];
78
79
           res[i][j] = tmp;
80
81
82
```

Cache input data

Red: first read

Blue: data reuse

```
mat_a_t a_row[MAT_A_ROWS];
      mat_b_t b_copy[MAT_B_ROWS][MAT_B_COLS];
      // Iterate over the rowa of the A matrix
      Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
        // Iterate over the columns of the B matrix
63
        Col: for(int j = 0; j < MAT B COLS; j++) {
    #pragma HLS PIPELINE rewind
           // Do the inner product of a row of A and col of B
67
           tmp=0;
          // Cache each row (so it's only read once per function)
68
          if (j == 0)
            Cache_Row: for(int k = 0; k < MAT_A_ROWS; k++)</pre>
70
               a row[k] = a[i][k];
71
           // Cache all cols (so they are only read once per function)
72
73
           if (i == 0)
            Cache_Col: for(int k = 0; k < MAT_B_ROWS; k++)</pre>
74
              b_{copy}[k][j] = b[k][j];
75
76
           Product: Tor(int k = 0; k < MAI_b_ROWS; k++) {
77
             tmp += a_row[k] * b_copy[k][j];
78
           res[i][j] = tmp;
```

Row i	0							1							2												
Col j	0 1			2			0		1		2		0		1			2									
Product k	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
addr a	00	01	02	00	01	02	00	01	02	10	11	12	10	11	12	10	11	12	20	21	22	20	21	22	20	21	22
addr b	00	10	20	01	11	21	02	12	22	00	10	20	01	11	21	02	12	22	00	10	20	01	11	21	02	12	22
addr res	00	00	00	01	01	01	02	02	02	10	10	10	11	11	11	12	12	12	20	20	20	21	21	21	22	22	22

mat\_a\_t a\_row[MAT\_A\_ROWS]; Write once mat b t b copy[MAT B ROWS][MAT B COLS]; int tmp = 0; 61 // Iterate over the rowa of the A matrix Red: write to tmp Row: for(int i = 0; i < MAT\_A\_ROWS; i++) {</pre> // Iterate over the columns of the B matrix 63 Col: for(int j = 0; j < MAT B COLS; j++) { Blue: write to res #pragma HLS PIPELINE rewind // Do the inner product of a row of A and col of B 66 67 tmp=0; 68 // cache each row (so it's only read once per function) 69 if (j == 0) Cache\_Row: for(int k = 0; k < MAT\_A\_ROWS; k++)</pre> 70 a row[k] = a[i][k]; 71 // Cache all cols (so they are only read once per function) 73 if (i == 0) Cache Col: for(int k = 0; k < MAT B ROWS; k++) 74 b copv[k][i] = b[k][i]: 75 Product: for(int k = 0; k < MAT B ROWS; k++) { 76 tmp += a\_row[k] \* b\_copy[k][j]; 77 78 res[i][j] = tmp;79 80 Row i 81 82 Col i 0 Product k addr a addr b addr res

# VLSI Signal Processing Lab

### Performance analysis

	Latency	Interval	DSP	FF	LUT
Lab1	24	25	2	117	393
Lab2	14	9	2	243	543
ARRAY_RESHAPE	15	16	6	248	367
ap_fifo	33	34	2	62	201
ARRAY_RESHAPE + ap_fifo	23	24	6	172	289
rewind	23	18	2	162	405
cache	24	25	2	239	667
Loop_flatten	18	19	6	441	472

Red is min, blue is max.

#### Tradeoff

- For FPGA hardware, 3x3 matrix multiplication utilizes ~0%.
- Use the fastest one: Optimized code from Lab2
  - ARRAY\_RESHAPE
  - INTERFACE ap\_fifo
  - PIPELINE rewind
  - Cache input data
  - Write once

## Thank you!