
bank
cell array
IOSA
CoDe PU
1
column
staging (V)
weight latch
GB word
3
4
adder tree
32 lanes
slot k
2
beat sequencer
CK = D / t col
accumulators (2V)
global buffer (V tokens × K chunk)
C/A port
drain port
tile MAC (col, V)
burst drain
5
beat filling
row reuse