
Socket
core [0]
Warp Scheduler
Fetch
Decode
Issue (Uop Sequencer)
Dispatch
LSU
SFU
ALU
FPU
TCU
Gather
Register File
Shared Memory
...
Bank 2
Bank 1
Bank 0
core [1] ...
Warp-Group Tile Buffer Subsystem
A Buffer0
AGU
A Buffer1
AGU
A Buffer2
AGU
A Buffer3
AGU
SMEM Read Arbiter
Lockstep
Shared
B Buffer
(broadcast)
AGU
Selection MUX
meta: 1 0 0 1
b0
b1
b2
b3
b0
b3
Tensor Core Unit
MULTIPLY
ALIGN
ACCUMULATE
NORM & ROUND
Metadata
AGU Load
sp meta
RF
matrix B
SMEM
matrix A
matrix C
RS/SS?
Metadata
TCU SRAM
Sparse MUX
Array
Sparse?
Pipeline Buffer
2:4 Structured Sparsity Subsystem
FEDP
FEDP Array
Tensor Core Block
matrix D
x4