

# Digital Systems

Prof. James Clark

ECSE 325

Lab #5: System-on-Chip: HPS-FPGA Bridging

Winter 2018

# Introduction

In this lab, you will learn how to **use the FPGA hardware with the processor**, both provided within the DE1-SoC board. You will be implementing bridging between the HPS and the FPGA to implement functions via switches and LEDs. This lab will take three weeks.

# Creating a New Project

In order to have your design working, you should be implementing the following steps carefully.

1. You are provided with a preset file in "myCourses → Labs". Create a new folder for your project, and copy the file 'Altera\_Cyclone\_V\_SOC\_Development\_Kit\_HPS\_Presets.qprs' to your project directory.
2. Start Quartus. Using the "New Project Wizard", name your project name as "qsys\_lab". Do not add any files to your project. In the "Family, Device & Board Settings" window, click on the Board tab. Choose the DE1-SoC Board. Uncheck "Create top-level design file" (this will be defined later). Click "Finish".

# Instantiating the Processor

3. Start Qsys from Quartus Tools menu. Under **Qsys Tools/Options** add the project directory to the IP Search Path. Click Finish. You shouldn't get any warnings and errors at this point.
4. From the **Qsys IP Catalog Library**, in the Library section, select the **Processors and Peripherals/Hard Processor System/Arria V/Cyclone V Hard Processor System** and click "Add".
5. In the window that pops up, select the Preset **Altera\_Cyclone\_V\_SOC\_Development\_Kit\_HPS\_Presets**. This will load in various settings for the hard processor device. Click FINISH.

# Instantiating the Memory

6. From the Qsys IP Catalog Library, select Basic Functions/On Chip Memory/On-Chip Memory (RAM or ROM) and click Add.
7. Set the Total Memory Size to 16384, keeping the Data Width at 32 and the Memory Type as RAM (Writable).
8. Uncheck Initialize memory content and click "Finish" to close the window. In Qsys rename the component to "SRAM" (by right-clicking on the name and selecting rename).

# Instantiating I/Os

9. From the [Qsys IP Catalog Library](#), select **Processors and Peripherals/Peripherals/PIO (Parallel I/O)** and click "Add". Set the bit-width to **10**. Set direction to **OUTPUT**. This will be used to turn on/off the single element LEDs on the board. Rename the component to "LEDS".
10. Add another PIO component, but this time with direction set to **INPUT**. Set the bit width to **10**. Rename to "SWITCHES". This will be used to read the state of the slide switches on the board.
11. Add another PIO component, with bit-width **32** and direction **OUTPUT**. Rename to "HEX3-HEX0". This will be used to control the four rightmost of the six 7-segment LEDs on the board.

# Instantiating I/Os

13. Add another PIO component, with bit-width **16** and direction **OUTPUT**. Rename to "HEX5-HEX4". This will be used to control the two leftmost of the six 7-segment LEDs on the board.
14. Add another PIO component, but this time with direction set to **INPUT**. Set the bit width to **4**. Check the **Synchronously Capture** box, and set **Edge Type** to **FALLING**. Check the **Generate IRQ** box and set IRQ Type to **EDGE**. In Qsys rename to "PUSHBUTTONS". This will be used to read the state of the pushbuttons on the board.


## Making the Connections - CLK

15. In the Systems Contents pane of the Qsys window, make the connections between the components. Connect all of the **clk** inputs of the added components to the clk clock output signal of the clk\_0 component by clicking on the **appropriate bubbles** in the Connections column. Also connect this clk to the **h2f\_axi\_clock**, **f2h\_axi\_clock** and **h2f\_lw\_axi\_clock** inputs.
16. Connect the **clk\_reset** signal of the clk\_0 component to the **f2h\_cold\_reset\_req**, **f2h\_debug\_reset\_req**, and **f2h\_warm\_reset\_req** of the hps\_0 component and to the rest inputs of the other added components. Do the same with the **h2f\_reset** output of the **hps\_0** component (just to the other component reset inputs). This will OR the two reset signals together.



# Making the Connections - CLK

The Qsys System Contents window should look like the following at this point:



## Making the Connections

17. Connect the **irq** signal of the PUSHBUTTONS component and the **SYSTEM\_CONSOLE** component to the **f2h\_irq0** of the hps\_0 component.
18. Connect the Avalon Memory Mapped Slave (bus) signals (these are labeled s1) of all components except the SRAM component to the **h2f\_lw\_axi\_master** on the hps\_0 component. Connect the s1 of the SRAM component to the **h2f\_axi\_master** of the hps\_0 component.
19. Double click on the "Double-click-to-export" text in the "Export" column for the port named **external\_connection** for the LEDS component. Type in "rled". This tells Qsys that this component will have some signals that will be connected externally (in this case to the red LEDs on the board). Similarly, export an external connection for the SWITCHES, HEX3\_HEX0, HEX5\_HEX4, and PUSHBUTTONS components (name these switches, hex3\_hex0, hex5\_hex4, and pushbuttons, respectively).

# Making the Connections

The Qsys System Contents window should look like the following at this point:

Use	Connections	Name	Description	Export
<input checked="" type="checkbox"/>		<b>clk_0</b> clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	<b>clk</b> <b>reset</b> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a>
<input checked="" type="checkbox"/>		<b>hps_0</b> f2h_cold_reset_req f2h_debug_reset_req f2h_warm_reset_req f2h_stm_hw_events memory hps_io h2f_reset h2f_axi_clock h2f_axi_master h2f_axi_slave h2f_hw_axi_clock h2f_hw_axi_master f2h_irq0 f2h_irq1	Arria V/Cyclone V Hard Proce... Reset Input Reset Input Reset Input Conduit Conduit Reset Output Clock Input AXI Master Clock Input AXI Slave Clock Input AXI Master Interrupt Receiver Interrupt Receiver	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>memory</b> <b>hps_io</b> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a>
<input checked="" type="checkbox"/>		<b>SRAM</b> clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a>
<input checked="" type="checkbox"/>		<b>LEDs</b> clk reset s1 external_connection	PIO (Parallel I/O) Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>led</b>
<input checked="" type="checkbox"/>		<b>SWITCHES</b> clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>switches</b>
<input checked="" type="checkbox"/>		<b>HEX3_HEX0</b> clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>hex3_hex0</b>
<input checked="" type="checkbox"/>		<b>HEX5_HEX4</b> clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>hex5_hex4</b>
<input checked="" type="checkbox"/>		<b>PUSHBUTTONS</b> clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <a href="#">Double-click to export</a> <b>pushbuttons</b>
		<b>irq</b> external_connection irq	Conduit Interrupt Sender	<a href="#">Double-click to export</a>

# Making the Connections

20. In the IRQ column, change the PUSHBTTONS IRQ to 1.
21. Notice the Base column, these entries show the base addresses of the Avalon interface for each component. Currently they are all set to the same value, 0x0000\_0000. We need to make them different. To do this, select System/Assign Base Addresses from the Qsys menu bar.
22. There should be no more error messages in the Qsys Message pane. There may be some warnings.
23. Save the Qsys settings file as "**qsys\_lab.qsys**". Close the save system window when it finishes saving.

# Making the Connections


The Qsys System Contents window should look like the following:

The screenshot displays the Qsys System Contents window for a system named 'System: EIC325\_Q015' with a path of 'clk\_0'. The window is divided into several panes. The left pane shows a hierarchical tree of components. The main pane shows a detailed list of components and their interconnections. The right pane shows the 'Export' column with various signals and their properties.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
		<b>clk_0</b>	Clock Source	clk	exported					
		clk_in	Clock Input	clk						
		clk_in_reset	Reset Input	reset						
		clk_out	Clock Output	clk_0						
		clk_reset	Reset Output	reset						
		<b>hps_0</b>	Arria V/Cyclone V Hard Processor System							
		f2h_cold_reset_req	Reset Input							
		f2h_debug_reset_req	Reset Input							
		f2h_jtag_reset_req	Reset Input							
		f2h_jtag_events	Conduit							
		memory	Conduit	memory						
		hps_io	Conduit	hps_io						
		h2f_reset	Reset Output							
		h2f_axi_clock	Clock Input	clk_0						
		h2f_axi_master	AXI Master	h2f_axi_jb...						
		h2f_axi_slave	AXI Slave	h2f_axi_jb...						
		h2f_jw_axi_clock	Clock Input	clk_0						
		h2f_jw_axi_master	AXI Master	h2f_jw_axi...						
		f2h_irq0	Interrupt Receiver					IRQ 0	IRQ 31	
		f2h_irq1	Interrupt Receiver					IRQ 0	IRQ 31	
		<b>RAM</b>	On-Chip Memory (RAM or ROM)							
		dk1	Clock Input	clk_0						
		s1	Avalon Memory Mapped Slave	[dk1]		# 0x0000_0000	0x0000_3fff			
		reset1	Reset Input	[dk1]						
		<b>LEDs</b>	PID (Parallel I/O)							
		dk	Clock Input	clk_0						
		reset	Reset Input	[dk]						
		s1	Avalon Memory Mapped Slave	[dk]		# 0x0000_0040	0x0000_004f			
		external_connection	Conduit	led						
		<b>SWITCHES</b>	PID (Parallel I/O)							
		dk	Clock Input	clk_0						
		reset	Reset Input	[dk]						
		s1	Avalon Memory Mapped Slave	[dk]		# 0x0000_0030	0x0000_003f			
		external_connection	Conduit	switches						
		<b>HEX3_HEX0</b>	PID (Parallel I/O)							
		dk	Clock Input	clk_0						
		reset	Reset Input	[dk]						
		s1	Avalon Memory Mapped Slave	[dk]		# 0x0000_0020	0x0000_002f			
		external_connection	Conduit	hex3_hex0						
		<b>HEX3_HEX4</b>	PID (Parallel I/O)							
		dk	Clock Input	clk_0						
		reset	Reset Input	[dk]						
		s1	Avalon Memory Mapped Slave	[dk]		# 0x0000_0010	0x0000_001f			
		external_connection	Conduit	hex3_hex4						
		<b>PUSHBUTTONS</b>	PID (Parallel I/O)							
		dk	Clock Input	clk_0						
		reset	Reset Input	[dk]						
		s1	Avalon Memory Mapped Slave	[dk]		# 0x0000_0000	0x0000_000f			
		external_connection	Conduit	pushbuttons						
		irq	Interrupt Sender	[dk]						

# Generating VHDL Files

25. Click on “Generate HDL” in the “Generate” tab. In the “Create HDL design files for synthesis” box select “VHDL”. Uncheck the “Create timing...” box and select “None” for “Create simulation model”, since we will not be doing any simulation. The Output Directory Path should be your project directory. Click on “Generate”. This will produce the VHDL file which basically instantiates the components specified in your Qsys system. Exit Qsys when finished.



# Project Setup

26. In Quartus, select Project/Add/Remove Files in Project. Then, add the **qsys\_lab.qip** file in the directory qsys\_lab/synthesis (which was created when you ran Generate in Qsys).
27. In Quartus, open the file /synthesis/qsys\_lab.vhd (which should have been generated by Qsys). In the /Project menu tab, first select “Add Current File to Project”, then select “Set as Top-Level Entity”.
28. We will need to map the FPGA pins to the DE1-SoC board connections. Before doing this you should run the Analysis and Synthesis (under Processing/Start/Start Analysis and Synthesis/). This will determine what pins are unassigned and need to be mapped.

## Pin Assignments

29. When Qsys generates any HPS component, Qsys also generates the pin assignment TCL Script File (.tcl) to perform pin assignments for the memory connected to the HPS. The script file name and location is at:

`../qsys_lab/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl`

30. Run this script to assign constraints to the SDRAM component. To do so select Tools/Tcl Scripts. . . Once the script has run, we can assign the rest of the standard DE1SOC pins.
31. To assign the rest of the pins, select Assignments/Import Assignments and choose the file `qsys_tutorial.qsf` to load in some pre-defined assignments (otherwise it would quite tedious to enter them all yourself using the Pin Planner). Note that in this assignment, **KEY(0)** (the rightmost pushbutton) is mapped to a **reset** signal, and thus will not be accessible by the HPS via the Avalon bus (i.e. the signal PUSHBUTTONS[0] is not connected to anything).
32. Re-compile the design. There should be no errors.



You should be finished up to here by the first session of the lab.

# Intel FPGA Monitor Program

33. Start up the Intel FPGA Monitor Program. This allows programming of the HPS (ARM CPU) on the Cyclone V device.
34. Select File/New Project, to startup the new project wizard. Enter the path to the Project Directory, and set the name as **qsys\_lab**. Under the “Select a processor architecture” select “ARM Cortex-A9”. Under “Specify a system” select the system “select <Custom System>”. For the System description file choose “qsys\_lab.sopcinfo” (which should have been generated for you by qsys), and for the FPGA programming file choose “output\_files/qsys\_lab.sof”. In the “Specify a program type” page, choose “C Program”. In the “Specify program details” page select the file “test\_leds.c”. This is a demo program to get you started. Click on “Finish”. Do not download the system file yet, unless you have already connected the DE1-SoC board.

# Testing the LEDs

35. Open the `test_leds.c` program file and take a look at it. It consists of some timer code and some code to read the DE1-SoC board switches and write to the DE1-SoC board LEDs (using the HPS-FPGA bridges/Avalon busses that were set up with Qsys).
36. Connect the DE1-SoC board to the desktop computer via a USB cable (use the USB connector on the left side of the board, next to the red power button). Turn on the board power.
37. Download the System settings to the board using /Actions/-Download System. This will download the `.sof` file generated when you compiled the `qsys_lab.vhd` top-level file. You might have problems here if the USB cable is not plugged in, or the board power is not on. You should otherwise get a “Download System Success” message window popup.

# Testing the LEDs

38. Compile the program with `/Actions/Compile`. If there are no errors an `“.sre”` binary file will be generated that can be downloaded to the HPS over the USB cable. To do this, run `/Actions/Load`. You will know that this works when the debugger icons (just under the File/Edit/Actions bar) become active (not grayed out). Click on the “Continue” icon (or select `/Actions/Continue`). This will kick the HPS into action. You should now see the time clock counting up, and the red LEDs should now reflect the state of the slide switches on the board.

# Observing the C Code for LEDs

39. Play around with the c-code and make some changes. For example, you could change the counting speed or have it count down. Or use the switches to initialize the count to some value. Try reading and writing to the SRAM memory component (e.g. generate random numbers to fill the memory slots and read them back to verify correct operation of the memory).
40. Next, you will use Qsys to add a new component of your own design. This will also be connected to the Avalon bus and communicate with the HPS via the light-weight bridge (h2f\_lw\_axi).

# Creating the VHDL Components

40. First, make two new VHDL components. Call one of these “qsys\_lab\_custom\_component.vhd” and the other “qsys\_lab\_function.vhd”. The first file will just contain a component instantiation for the second design entity. We do it this way so that any changes will just be done to the second file. Since the first file will not be changing we will not require any re-generations with Qsys (after the initial one to tell it about the new component). For now, just make the architecture body of the second file be empty (just begin / end) and the first file just an instantiation of the second design entity as a component. The custom\_component design entity should provide the necessary signals for connecting as a slave to an Avalon memory-mapped master. As such, it needs the port signals described in the following VHDL code:

- ▶ clock (clock signal)
- ▶ resetn (active low reset)
- ▶ address (8 bit address to be used internally by the component to direct data)
- ▶ readdata (32 bit data read from the component)
- ▶ writedata (32 bit data to be sent to the component)
- ▶ read (active when a read transaction is to be performed)
- ▶ write (active when a write transaction is to be performed)
- ▶ chipselect (active when a transaction is being performed)

# Writing A New VHDL Function

Before you continue, you will have to implement a new VHDL function within "qsys\_lab\_function.vhd". Your function should read two separate data using the same Avalon bus, but from different addresses. You may use the least significant bit of the address input in your conditional statements to store different inputs to different instantiated signals in your function. You are asked to multiply these two numbers (using the least significant 16-bits of each) and send it to the interface to obtain the result at the display panel.

## Connecting the Custom Hardware in Qsys

41. Start Qsys again, and load the qsys\_lab.qsys file.
42. In the IP Catalog select “New Component” and click on “Add”. An information window will appear, in which you will provide details about the new component. Give it the name “qsys\_lab\_custom\_component” with Display name “custom\_component”. Leave the Group blank. For the description enter “qsys lab custom component”. Enter your group student names in the Create by tab.
43. Select the “Files” tab in the Component Editor window. In the “Synthesis Files” section click on “Add File”. Select the top-level VHDL file you just created (qsys\_lab\_custom\_component.vhd). Then click on “Analyze Synthesis Files”. This will look at the design entity descriptions to see what the input and output ports are and match them to Avalon interface signals. (if you get a “Info: Error: No modules found when analyzing null.” message then you probably have a typo or syntax error in your VHDL file).



## Connecting the Custom Hardware in Qsys

44. There will be some error messages in the Messages pane. This is because we still have some work to do!
45. Click on the “Signals & Interfaces” tab at the top of the Component Editor window. This shows the and interfaces in your top level component, and what Qsys thinks they are for relative to the Avalon bus interface. Most of these guesses are wrong, hence the errors in the Message window. Under the clock[1] signal, click on “add interface”. Select “new Clock Input”. The entry will change to “clock\_sink”. Drag the clock[1] signal to move it under the clock\_sink interface. In the right hand part of the window, change Signal Type by selecting “clk”. Drag the resetn signal from the Avalon\_slave\_0 interface to be under the “clock\_reset” interface. Change the Signal Type to “reset\_n”. The other signal settings will probably be correct and dont need to be changed.

## Connecting the Custom Hardware in Qsys

46. There will still be a few remaining error messages. On the left, click on “avalon\_slave\_0”, and under “Associated Clock” select “clock\_sink” and under “Associated Reset” select clock\_reset. Finally, click on the “clock\_reset” interface. Then set its Associated Clock to “clock\_sink”. All the error messages should now be gone!
47. Click Finish and choose “Yes, Save” to save the qsys related component description files. The new component will now show up in the IP Catalog, in the Project group.

# Creating the VHDL Components

48. We can now add the new component to our Qsys system, just like we did with the other components earlier. Connects its ports just as you did for the PUSHBUTTONS component.
49. The address map will now overlap the other component addresses, so we have to redo the /System/Assign Base Addresses command. The addresses may have changed for the components, so you should make sure to check what the new addresses are so that you can change your c-code if needed. Note the memory address range for the new component. It actually has a 10-bit address range (0000-03FF) as the address indicates 8-bit words, whereas the data width is 32-bits.

## Generating the new VHDL

50. Re-run the Generate HDL in Qsys. Then you can exit Qsys.
51. Open the Intel FPGA Monitor Program. Modify the test file (save it under a new name) to test the functionality of your new component. Keep in mind that the base addresses will (probably) need to be changed. Also remember that the addresses in the c-program must be in multiples of 4. The address passed to your component will be  $(\text{c-code address} - \text{base address})/4$ . If the address is not a multiple of 4 the HPS will likely hang.
52. Open the Intel FPGA Monitor Program. Modify the test file (save it under a new name) and test the functionality of your new component.

# Writeup the Lab Report

You are required to submit a written report and your code to my-Courses **on the last day of classes (Monday) April 16.**

- ▶ The report in the electronic file should be in PDF format.
- ▶ The report should be written in the standard technical report format.
- ▶ Document every design choice clearly.
- ▶ Everything should be organized for the grader to easily reproduce your results by running your code through the tools.
- ▶ The code should be well-documented and easy to read.
- ▶ The grader should not have to struggle to understand your design.