EEE339 Assignment 1

Student Name: Yang Li

Student Number: 1715977

Abstract

The assignment of this experiment was to design a digital clock based on the Verilog language using the Quartus II software, using modular programming ideas. The code was written and then simulated and debugged using the Quartus II software. Finally, hardware tests were carried out on a DE1 board (Altera Cyclone II 2C20 FPGA).

Contents

Abstract				
		ives		
		ription		
System	overvi	ew with a diagram	4	
Sythesis	sed circ	cuits	4	
a.	Frequ	uency Divider Module	4	
b.	b. Digital Clock Module			
	(1)	Digital Clock Timing Function	6	
	(2)	Time Setting Function	6	
c.	Stopy	watch Module	6	
d	Kev l	Filter Module	7	

	e.	Decoding Scan Display Module			
		(1)	Display function	8	
		(2)	Time Setting blinking function	9	
	f.	Top N	Module	9	
Simulation of the core components					
	a.	Frequency Division Function			
	b.	Digital Clock Timing Function			
	c.	Time Setting Function			
	d.	Stopwatch Function			
	e.	Deco	ding Scan Display Function	12	
	f.	Key F	Filter Function	13	
Conclusions					
App	Appendix				

Design Objectives

Design of an electronic clock based on the Verilog hardware programming language using Quartus II software and running on a DE1 board with the following basic requirements.

- basic timing display function, i.e. minutes and seconds on 4 seven-segment tubes, range (00:00 59:59).
- time setting function with adjustable minutes and seconds.
- Stopwatch function with 4 seven-segment tubes sub-metered to display seconds and tenths of a second.

Function Description

Switch SW9 is the key position to control the clock system on and off, when SW9 is high (1) the system is on, when SW9 is low (0) the system is reset and all functions are suspended.

- Clock timing function: When SW9 is high, SW0 and SW1 are low to enter the clock timing function. If the clock has previously used the time setting function, the clock start time will be timed from the set time.
- Time setting function: When SW9 and SW0 are high and SW1 is low enter the time setting function of the clock. In this function, the four digits of minutes and seconds can be adjusted in any way. Firstly, the position of the adjustment is selected by KEY1, the starting default position is the second digit of the second (in order to facilitate the user to confirm the position of the adjustment, the selected position will be blinked by 2HZ), secondly, the digit of the selected position is set, KEY2 is plus, KEY3 is minus.
- Stopwatch function: When SW9 and SW1 are high and SW0 is low enter the stopwatch function. KEY2 is the reset signal to reset the four digits of the stopwatch.

System overview with a diagram




Diagram 1: Schematic Diagram of Digital Clock

The overall part of the digital clock can be divided into five basic modules according to the purpose of the design: the Frequency Divider module, the Digital Clock module, the Stopwatch module, the Key Filter module, the Decoding Scan Display module. The Diagram 1 shows the relationship between each module.

Sythesised circuits

a. Frequency Divider Module

The main function of the frequency division module: to provide 1HZ pulse signal for the clock timing, to provide 100HZ pulse signal for the stopwatch timing, to provide 1KHZ pulse signal for the decoding display function.

```
always@(posedge clk)

⇒begin

count1<=count1+1;
if(count1<25_000_000) //2!
clk_1HZ<=1;
else if(count1<49_999_999) //4!
clk_1HZ<=0;
if(count1==49_999_999) //4!
count1<=0;
end
```

Figure 2: Verilog Code at 1Hz Frequency

In the Verilog code design by counting to achieve frequency division. This experiment access to the system clock frequency is 50KHZ. Counter to count until the count to half of the required number of frequencies in the 50KHZ pulse signal, and then the signal is flipped. For example, a 1HZ signal pulse signal needs to be counted first 25_000_000, then the signal is inverted and counted to 49_999_999 and the counter is cleared. Figure 2 shows the precess of generating a 1Hz frequency.

b. Digital Clock Module




Figure 3: The Sythesised Circuit of Digital Clock Module

(1) Digital Clock Timing Function

Firstly, two 4-bit registers(Sec_L, Sec_H) are used to record the digits of the second and the tens of the second. Secondly, a pulse signal of 1HZ is obtained through the frequency divider module to access this function. With a 1 Hz pulse, the first digit of the second is counted until 10 (binary 1010), the tenth digit of the second is cleared to zero. When the tens digit of the second is 6 (binary 0110), the seconds digit and the tens digit of the second are cleared to zero and then the minutes digit is rounded up. The case of seconds is the same as that of minutes.

(2) Time Setting Function

Firstly, four 4-bit registers (temp_sec_H, temp_sec_L, temp_min_H, temp_min_L) are used to record each of the four digits of the clock timing. Secondly four 4 registers are defined to record the time setting digits (sec_H_set, sec_L_set, min_H_set, min_L_set) and a 2-bit register (pos_set) is used to record the position of the time setting.

When the digital clock enters the time setting function, the four registers that record the clock timing assign the stored value to the four registers that record the time setting. Then the value of 'pos_set' is used to determine the position of the time setting, and finally to determine whether the user presses the add (KEY2) or reduce key (KEY3). When the time setting is completed, the values stored in the four time setting registers are assigned to the four registers of the clock timing.

c. Stopwatch Module




Figure 4: The Sythesised Circuit of Stopwatch Module

The principle of the stopwatch module is similar to that of digital clock timing. Four registers (sec_H,sec_L,ms_H,ms_L) are used to record the four digits of the stopwatch.

For illustration purposes, the tens and single digits of the seconds and the tens and single digits of the tenths of a second are replaced by m1, m2, m3, m4. At a pulse signal of 100 Hz, m4 starts counting. When m4 is full of tens, m3 is rounded up by 1 and m4 is cleared. m2 is the same as m3 and m4, and when 2 is full of tens, m1 is rounded up by 1 and m2 is cleared. When m1 is 6, m1 to m4 are all cleared.

Pause:

When SW3 is high, the four registers are assigned the same value, i.e. $ms_L \le ms_L$.

Reset:

When the clear button is triggered, the four registers are assigned a value of 0.

d. Key Filter Module




Figure 5: The Sythesised Circuit of Key Filter Module

The key filter used in this design uses the delayed filter principle. When a key change is detected, a delay time of 20ms is waited for the jitter to disappear and then the key state is detected again. If the detected state is the same as the previous key state, the module outputs the key trigger signal.

e. Decoding Scan Display Module




Figure 6: The Sythesised Circuit of Decoding Scan Display Module

(1) Display function

The display module uses a high frequency scan display. Firstly, defining four four-bit registers (display_1,2,3,4) will record what the digital clock system wants to display. Secondly four seven-bit registers are defined to compile the corresponding values of the display (display_1,2,3,4) into the segment code. Finally, the values of the 4 digital tubes are displayed in a constant loop at a frequency of 1kHz.

(2) Time Setting blinking function

When the time setting function is recognised as being entered, the position of the time setting is first confirmed by the value of 'pos_set'. Next, a counter is defined to count from 0 when the scan cycle enters the time set position. When the count is less than 500 the display will show the current number. When the count is greater than 500 and less than 1000 the digital tubes are all unlit. The counter is cleared when the count is greater than 1000.

f. Top Module

Instantiate each of the above modules in a top-level module, linking each module together.




Figure 7: The Sythesised Circuit of Top Module




Figure 8: The Circuit of Digital Clock

Simulation of the core components

a. Frequency Division Function



Figure 9: Simulation results of Frequency Division Function

Figure 9 shows the simulation results of the frequency divider function, according to the figure you can see the relationship between 1Hz and 4Hz and 100Hz. According to the simulation results it can be seen that 2 cycles of 4Hz are equal to half a 1Hz cycle and 12.5 cycles of 100Hz are equal to half a 4Hz cycle.

b. Digital Clock Timing Function



Figure 10: Simulation results of Digital Clock Timing Function

The red line in Figure 10 represents the marker points per minute. Where the blue line represents the ten-minute marker point.

c. Time Setting Function




Figure 11: Simulation results of Timing Setting Function

In Figure 11, 'pos_set' indicates the position of the time setting. The red line in the diagram marks the content and time point of each operation. According to the figure it can be seen that when the module is switched from the time setting function to the clock timing function, the digits per bit are adjusted according to the time setting function.

d. Stopwatch Function




Figure 12: Simulation results of Stopwatch Function

The red line in Fig. 12 represents the single digit progression of seconds plus one, and marks the point in time when the pause and reset operations are performed.

e. Decoding Scan Display Function




Figure 13: Simulation results of Decoding Scan Display Function

The blue color in Figure 13 represents the four 7-bit segment codes output. The simulation result of 'display_seg_1' flashing imitation can be seen in the Time Setting interval. ('7F' means that none of the digital tubes are lit)

f. Key Filter Function




Figure 14: Simulation results of Key Filter Function

The simulation in Figure 14 mimics the effect of key jitter, and according to the diagram the effectiveness of the key jitter module can be seen. Only after a key press has been sustained for a certain period of time is the key validity signal output.

Conclusions

In this assignment, a digital clock was successfully designed using Verilog HDL, completing all the basic functions. During this design, the importance of code specification was appreciated. This is because during the writing process, the problems with begin and end and the semicolon ';' at the end of the statement caused many compilation failures and took some time to fix these bugs.

Secondly, the importance of designing the framework of the module was recognised. In this assignment, the module was designed with the clock timing function and the time setting function in one module, which reduced the extensibility and flexibility and portability of the code. This problem made it more difficult to add a countdown timer and an alarm clock function later on.

Appendix

Clock_top.v

```
1. /*
2.
            Student Name: Yang Li
3.
            Studen Number: 1715977
4.
            SW9 DOWN ---- System Reset
5.
6.
            SW9 UP---- System Start
7.
            Digital Clock
                                                                      StopWatch |
8.
                                     SW9 UP
         SW9 UP
                                                        Time Set
   SW9 UP
9.
                                                     SW0 DOWN
                                               SW0 UP
                                                     SW0 DOWN
10.
                                                     SW1 DOWN
                                               SW1 DOWN
                                                 SW1 UP
11.
                                                                     Function
                                                                           Function:
12.
                                                            | SW2 UP(Pause)
                                                          KEY1(Position)
13.
                                                              KEY2 (Reset)
                                                                  KEY2(Add Time
14.
                                                          KEY3(Reduce Time)
15.
16. */
17.
18. module Clock_top(clk,
                                                      system_reset,
20.
                                                      switch_pause,
21.
                                                      switch mode,
22.
                                                      key1,
23.
                                                      key2,
24.
                                                      key3,
25.
                                                      display_seg_1,
26.
                                                     display_seg_2,
display_seg_3,
27.
28.
                                                      display_seg_4,
29.
```

```
30.
                                                       );
31.
32. input
                                              clk;
33. input
                                              system_reset,
34.
                                                      switch_pause,
                                                      key1,
35.
36.
                                                       key2,
37.
                                                       key3;
38. input[1:0]
                                      switch_mode;
39. //display
40. output[6:0]
                                 display_seg_1,
41.
                                                       display_seg_2,
42.
                                                       display_seg_3,
43.
                                                      display_seg_4;
44. //clock frequency
45. wire
                                                  clk_1HZ,
46.
                                                      clk_50HZ,
47.
                                                       clk_100HZ,
48.
                                                      clk_1KHZ;
50. wire[1:0]
                                      pos_set;
51.
52.
53. //key output
54. wire
                                                  key1_out,
55.
                                                       key2_out,
56.
                                                       key3_out;
57. //clock_time
58. wire[3:0]
                                      clock_min_H,
59.
                                                       clock_min_L,
60.
                                                      clock_sec_H,
61.
                                                       clock_sec_L;
62.//stopwatch
                                      stopwatch_sec_H,
63. wire[3:0]
64.
                                                       stopwatch_sec_L,
65.
                                                       stopwatch_ms_H,
66.
                                                       stopwatch_ms_L;
67.
68.
70. key_filter key1_o(
                                      .clk
                                                                                    (c
   lk),
71.
                                                                        .system_reset
              (system_reset),
72.
                                                                        .key_in
                                   (key1),
73.
                                                                        .key_out
                           (key1_out)
74.);
75.
76. key_filter key2_o(
                                      .clk
                                                                                    (c
   lk),
77.
                                                                        .system_reset
              (system_reset),
78.
                                                                        .key_in
                                   (key2),
79.
                                                                        .key_out
                           (key2_out)
80.);
```

```
82. key_filter key3_o(
                                     .clk
                                                                                   (c
   lk),
83.
                                                                       .system_reset
              (system_reset),
84.
                                                                       .key_in
                                   (key3),
85.
                                                                       .key_out
                           (key3_out)
86.);
87.
88. Div_Freq Div_Freq(
89.
                                                                       .clk
                                   (clk),
90.
                                                                       .clk_1HZ
                           (clk_1HZ),
91.
                                                                       .clk_50HZ
                      (clk_50HZ),
92.
                                                                       .clk_100HZ
                  (clk_100HZ),
93.
                                                                       .clk_1KHZ
                      (clk_1KHZ)
94.
                                                                       );
95. stopwatch stopWatch(
96.
                                                                       .clk_100hz
                  (clk_100HZ),
97.
                                                                       .system_reset
              (system_reset), //switch9
98.
                                                                       .reset
                              (key2_out), //key2
99.
                                                                       .pause
                           (switch_pause), //switch 2
100.
                                                                       .switch_mode
               (switch_mode),
101.
                                                                       .sec_H
                           (stopwatch_sec_H),
102.
                                                                       .sec_L
                            (stopwatch_sec_L),
103.
                                                                       .ms_H
                            (stopwatch_ms_H),
104.
                                                                       .ms_L
                            (stopwatch_ms_L)
105.
                                                                       );
106.
107.
108.Display_clock display (
109.
                                                                   .clk_1khz
                       (clk_1KHZ),
110.
                                                                   .switch_mode
               (switch_mode),
111.
                                                                   .pos_set
                            (pos_set),
112.
                                                                   .system_reset
               (system_reset),
113.
                                                                   .clock_min_H
               (clock_min_H),
114.
                                                                   .clock_min_L
                   (clock_min_L),
115.
                                                                   .clock_sec_H
                   (clock_sec_H),
```

```
116.
                                                                    .clock_sec_L
                   (clock_sec_L),
117.
                                                                    .stopwatch_sec_H
       (stopwatch_sec_H),
118.
                                                                    .stopwatch_sec_L
           (stopwatch_sec_L),
119.
                                                                    .stopwatch_ms_H (
    stopwatch_ms_H),
120.
                                                                    .stopwatch_ms_L
       (stopwatch_ms_L),
121.
                                                                    .display_seg_1
               (display_seg_1),
122.
                                                                   .display_seg_2
               (display_seg_2),
123.
                                                                    .display_seg_3
               (display_seg_3),
124.
                                                                    .display_seg_4
               (display_seg_4)
125.
                                                                   );
126.
127.
128.Digital_Clock clock (
129.
                                                                    .clk_50hz
                        (clk_50HZ),
130.
                                                                    .clk_1hz
                            (clk_1HZ),
131.
                                                                    .system_reset
               (system_reset),
132.
                                                                    .pos_time_setting
       (key1_out),//key1
133.
                                                                    .time_add
                        (key2_out), //key2
134.
                                                                    .time_reduce
                    (key3_out), //key3
135.
                                                                    .switch_mode
               (switch_mode),
136.
                                                                    .min_H
                            (clock_min_H),
137.
                                                                    .min_L
                            (clock_min_L),
138.
                                                                    .sec_H
                            (clock_sec_H),
139.
                                                                    .sec_L
                            (clock_sec_L),
140.
                                                                    //modify
141.
                                                                    .pos_set
                            (pos_set)
142.
                                                                   //over
143.
                                                               );
144.
146.endmodule
```

```
1. /*
2.
            Student Name: Yang Li
3.
            Studen Number: 1715977
4. */
module Div_Freq (clk,
6.
                                                      clk_1HZ,
7.
                                                      clk_50HZ,
8.
                                                      clk_100HZ,
9.
                                                      clk_1KHZ);
10. input
                                              clk;
11. output
                                          clk_1HZ,
12.
                                                      clk_50HZ,
13.
                                                      clk 100HZ,
14.
                                                      clk_1KHZ;
15. reg
                                                  clk_1HZ,
16.
                                                      clk_50HZ,
17.
                                                      clk_100HZ,
18.
                                                      clk_1KHZ;
19. integer
                                          count1 = 0,
20.
                                                      count2 = 0,
21.
                                                      count100 = 0,
22.
                                                      count1k = 0;
23.
24.
25. always@(posedge clk)
26. begin
27.
28.
            count1<=count1+1;
29.
            if(count1<25_000_000)
                                                       //25_000_000
30.
                     clk_1HZ<=1;
31.
            else if(count1<49_999_999)
                                               //49999999
32.
                    clk 1HZ<=0;
33.
            if(count1==49 999 999)
                                                  //49999999
34.
                    count1<=0;
35. end
36. always@(posedge clk)
37. begin//0.4s
38.
                count2<=count2+1;</pre>
39.
            if(count2<625)
                                               //1250000
                                                                10_000_000(0.4s)
40.
                    clk_50HZ<=1;
                                           //2499999
41.
            else if(count2<12_49)
                                                            19_999_999
42.
                    clk_50HZ<=0;
43.
            if(count2==12_49)
                                              //2499999
                                                               19_999_999
44.
                    count2<=0;
45. end
46. always@(posedge clk)
47. begin
48.
           count100<=count100+1;</pre>
49.
50.
            if(count100<25)//250000
51.
                    clk 100HZ<=1;
52.
            else if(count100<49)//499999
53.
                    clk 100HZ<=0;
54.
            if(count100==49)//499999
55.
                     count100<=0;
56. end
57.
58.
59. always@(posedge clk)
60. begin
            count1k<=count1k+1;</pre>
```

```
62.
63. if(count1k<25)
64. clk_1KHZ<=1;
65. else if(count1k<49)
66. clk_1KHZ<=0;
67. if(count1k=49)
68. count1k<=0;
69. end
70. endmodule
```

stopwatch.v

```
1.
2.
            Student Name: Yang Li
3.
            Studen Number: 1715977
4.
5.
   module stopwatch(clk_100hz,
6.
                                                           system_reset,
7.
                                                           reset, //key2
                                                           pause, //switch sw2
8.
9.
                                                           switch_mode,
10.
                                                           sec_H,
11.
                                                           sec_L,
12.
                                                           ms_H,
13.
                                                           ms_L);
14. input
                                                   clk_100hz;
15.
16. input
                                                   reset,
17.
                                                           pause,
18.
                                                           system_reset;
19. input [1:0 ]
                                          switch_mode;
20. output [3:0]
                                      sec_H,
                                                           sec_L,
21.
22.
                                                           ms_H,
23.
                                                           ms_L;
24.
25. reg [3:0]
                                          sec_H,
26.
                                                           sec_L,
27.
                                                           ms H,
28.
                                                           ms_L;
29.
30. always @(posedge clk_100hz )
31. begin
32.
                if(system_reset ==0)
33.
                begin
34.
                             ms_L <= 4'b0000;
35.
                             ms H <= 4'b0000;
36.
                             sec_H <= 4'b0000;
37.
                              sec L <= 4'b0000;
38.
                end
39.
40.
                else
41.
                begin
42.
                             if(switch_mode == 2'b01)
43.
                             begin
                                          if(~reset)
44.
45.
                                          begin
                                                       ms_L <= 4'b0000;
46.
```

```
47.
                                                       ms_H <= 4'b0000;
48.
                                                       sec_H <= 4'b0000;
49.
                                                       sec_L <= 4'b0000;
50.
                                           end
51.
52.
                                          else if(pause)
53.
                                          begin
54.
                                                       ms_L <= ms_L;</pre>
55.
                                                       ms_H <= ms_H;</pre>
56.
                                                       sec_H <= sec_H;</pre>
57.
                                                       sec_L <= sec_L;
58.
                                           end
59.
60.
                                          else
61.
                                           begin
62.
                                                       ms_L <= ms_L + 4'b0001;
63.
                                                        if(ms_L == 4'b1001)
64.
                                                        begin
65.
                                                                    ms_L <= 4'b0000;
66.
                                                                    ms_H <= ms_H+ 4'b0
    001;
67.
                                                       end
68.
                                                       if(ms_L == 4'b1001 && ms_H ==
69.
    4'b1001)
70.
                                                       begin
71.
                                                                    ms_H <= 4'b000;
72.
                                                                    sec_L \leftarrow sec_L + 4
   'b0001;
73.
                                                       end
74.
75.
                                                       if(sec_L == 4'b1001 \&\&(ms_H ==
    4'b0101 && ms_L == 4'b1001))
76.
                                                        begin
77.
                                                                    sec_L <= 4'b0000;
                                                                    sec_H <= sec_H + 4
 'b0001;
79.
                                                       end
80.
81.
                                                        if( (sec_H == 4'b0101 && sec_
    L == 4'b1001) \&\& (ms_H == 4'b0101 \&\& ms_L == 4'b1001)
82.
                                                       begin
83.
                                                                    ms L <= 4'b0000;
84.
                                                                    ms H <= 4'b0000;
85.
                                                                    sec_H <= 4'b0000;
86.
                                                                    sec_L <= 4'b0000;
87.
                                                       end
88.
                                          end
89.
                             end
90.
91. end
92.
93. endmodule
```

Digital_Clock.v

```
2.
            Student Name: Yang Li
3.
            Studen Number: 1715977
4. */
module Digital_Clock(clk_50hz,
6.
                                                               clk_1hz,
7.
                                                               system_reset,
8.
                                                               pos_time_setting,//key
9.
                                                               time_add,
              //key2
                                                               time_reduce,
          //key3
11.
                                                               switch_mode,
12.
                                                               min_H,
13.
                                                               min_L,
14.
                                                               sec_H,
15.
                                                               sec_L,
16.
                                                               //modify
17.
                                                               pos_set);
18.
                                                               //over
19.
                                                      clk_50hz,
20. input
21.
                                                               clk_1hz;
22.
23. input
                                                     system_reset;
24.
25. input
                                                      pos_time_setting,
26.
                                                              time_add,
27.
                                                               time_reduce;
28.
29. input [1:0]
                                              switch_mode;
30.
31. output [3:0]
                                         min_H,
32.
                                                               min_L,
33.
                                                               sec_H,
34.
                                                               sec_L;
35.
36. reg [3:0]
                                                  min_H,
37.
                                                               min_L,
38.
                                                               sec_H,
39.
                                                               sec_L;
40.
41. reg[3:0]
                                                  min_H_set,
42.
                                                               min_L_set,
43.
                                                               sec_H_set,
44.
                                                               sec_L_set;
45.
46. reg [3:0]
                                              temp_min_H,
47.
                                                               temp_min_L,
48.
                                                               temp_sec_H,
49.
                                                               temp_sec_L;
50. //modidy
51. output[1:0]
                                         pos_set;
52. //over
```

```
53. reg[1:0]
                                              pos_set;
54.
55. reg
                                                      loop;
56. reg[3:0]
                                                  conflict;
58. //clock count
59. always@(posedge clk_1hz)
60. begin
61.
            if(system_reset == 0)
62.
            begin
63.
                        min_H <= 4'b0000;
64.
                        min L<= 4'b0000;
65.
                         sec H <= 4'b0000;
                         sec_L <= 4'b0000;
66.
67.
                         temp_sec_H <=
                                               4'b0000;
68.
                         temp_sec_L <=
                                               4'b0000;
69.
                         temp_min_H <=
                                               4'b0000;
70.
                        temp_min_L <= 4'b0000;
71.
72.
            end
73.
            else begin
74.
            if(switch_mode == 2'b10)
75.
            begin
76.
                             sec_H <= sec_H_set;</pre>
77.
                             sec_L <= sec_L_set;</pre>
78.
                             min_H <= min_H_set;</pre>
79.
                             min_L <= min_L_set;</pre>
80.
            end
81.
            //else if(switch_mode == 2'b00)
82.
83.
            else if(switch_mode == 2'b00)
84.
            begin
85.
                             sec_L <= sec_L + 4'b0001;
86.
87.
                             if(sec L == 4'b1001)
88.
                             begin
89.
                                         sec L <= 4'b0000;
90.
                                         sec_H <= sec_H + 4'b0001;
91.
                             end
92.
93.
                             if(sec_H == 4'b0101 && sec_L == 4'b1001)
94.
                             begin
95.
                                         sec H <= 4'b0000;
96.
                                         min_L <= min_L + 4'b0001;
97.
                             end
98.
                             if(min L == 4'b1001 &&(sec H == 4'b0101 && sec L == 4'
   b1001))
100.
                             begin
                                          min L <= 4'b0000;
101.
102.
                                          min_H <= min_H + 4'b0001;
103.
104.
                             if((min_H >= 4'b0101 && min_L >= 4'b1001) &&(sec_H >=
    4'b0101 && sec_L >= 4'b1001))
105.
                             begin
106.
                                          min H <= 4'b0000;
107.
                                          min L<= 4'b0000;
108.
                                          sec H <= 4'b0000;
109.
                                          sec L
                                                 <= 4'b0000;
110.
                             end
111.
```

```
112.
                               temp_sec_H <=
                                                      sec_H;
113.
                              temp_sec_L <=
temp_min_H <=</pre>
                                                      sec_L;
114.
                                                     min_H;
115.
                              temp_min_L <=</pre>
                                                     min_L;
116.
117.
118.
119.end
120.end
121.//
122.
123.//
124.//time setting
125.always@(posedge clk_50hz )//posedge clk_50hz )//or posedge pos_time_setting o
   r )
126.begin
127.
                      if(system_reset == 0)
128.
                      begin
129.
                                       sec_H_set <= 4'b0000;
130.
                                       sec_L_set
                                                   <= 4'b0000;
                                       min_H_set <= 4'b0000;
131.
                                       min_L_set <= 4'b0000 ;
132.
133.
                                       pos_set
                                                    <= 2'b00;
134.
135.
136.
                      end
137.
138.
                 else
139.
                 begin
140.
141.
                          if(switch_mode == 2'b10)
142.
                                   begin
143.
                                   if(loop == 0)
144.
                                   begin
145.
                                                sec_H_set <= temp_sec_H;</pre>
                                                sec_L_set <= temp_sec_L;//+ 4'b0001</pre>
146.
    ; // to solve bug (when switch the mode to time_set, the value of sec_L will r
   educe 1 )
147.
                                                min_H_set <= temp_min_H;</pre>
148.
                                                min_L_set <= temp_min_L ;</pre>
149.
                                                loop <= loop +1;</pre>
150.
151.
                                   end
152.
                      // determine the position which is changed
153.
154.
155.
                                   if(~pos_time_setting)
156.
157.
                                   begin
158.
                                                if(pos_set == 2'b11)
159.
                                                begin
160.
                                                             pos_set <= 2'b00;</pre>
161.
                                                end
162.
                                                else
163.
                                                             pos_set <= pos_set+2'b01;</pre>
164.
165.
                                   // second LOW - time setting
166.
                                   if(pos set==2'b00)
167.
                                   begin
168.
                                                if(~time_add)
```

```
169.
170.
                                              begin
171.
                                                           if(sec_L_set == 4'b1001)
172.
                                                           begin
173.
                                                                        sec_L_set <=
    4'b0000;
174.
                                                           end
175.
                                                           else
176.
                                                                        sec_L_set <=
    sec_L_set + 4'b0001;
177.
                                                           end
178.
                                              if(~time_reduce)
179.
180.
181.
                                                           if(sec_L_set == 4'b0000)
182.
                                                           begin
183.
                                                                        sec_L_set <=
    4'b1001;
184.
                                                           end
185.
                                                           else
186.
                                                                        sec_L_set <=
    sec_L_set - 4'b0001;
187.
188.
                                                           end
189.
                                  end
190.
                                  //second_HIGH -time setting
191.
                                  if(pos_set==2'b01)
192.
                                  begin
193.
                                              if(~time_add)
194.
195.
                                              begin
196.
                                                           if(sec_H_set == 4'b0101)
197.
                                                           begin
198.
                                                                        sec_H_set <=
    4'b0000;
199.
                                                           end
200.
                                                           else
201.
                                                                        sec_H_set <=
    sec_H_set + 4'b0001;
202.
                                  end
203.
204.
                                                           if(~time_reduce)
205.
                                                           begin
206.
                                                           if(sec_H_set == 4'b0000)
207.
                                                           begin
208.
                                                                        sec_H_set <=
    4'b0101;
209.
                                                           end
210.
                                                           else
211.
                                                                        sec_H_set <=
    sec_H_set - 4'b0001;
212.
213.
                                  end
214.
                                  end
215.
                                              //min_LOW -time setting
216.
                                              if(pos_set==2'b10)
```

```
217.
                                                begin
218.
219.
                                                             if(~time_add)
220.
221.
                                                             begin
222.
                                                                          if(min_L_set
   == 4'b1001)
223.
                                                                          begin
224.
                                                                                       m
   in_L_set <= 4'b0000;
225.
                                                                          end
226.
                                                                          else
227.
                                                                                       m
   in_L_set <= min_L_set + 4'b0001;</pre>
228.
                                                             end
229.
230.
                                                             if(~time_reduce)
231.
                                                             begin
232.
                                                                               if(min_L_
   set == 4'b0000)
233.
                                                                               begin
234.
       min_L_set <= 4'b1001;
235.
                                                                               end
236.
                                                                               else
237.
       min_L_set <= min_L_set - 4'b0001;</pre>
238.
239.
                                                             end
240.
                                                end
241.
                                                //min_HIGH - time setting
                                                if(pos\_set == 2'b11)
242.
243.
                                                begin
244.
245.
                                                             if(~time_add)
246.
247.
                                                             begin
248.
                                                                          if(min_H_set
   == 4'b0101)
249.
                                                                          begin
250.
                                                                                       m
   in_H_set <= 4'b0000;
251.
                                                                          end
252.
                                                                          else
253.
                                                                                       m
   in_H_set <= min_H_set + 4'b0001;</pre>
254.
                                                             end
255.
256.
                                                                  if(~time_reduce)
257.
                                                             begin
258.
                                                                               if(min_H_
   set == 4'b0000)
259.
                                                                               begin
260.
       min_H_set <= 4'b0101;
261.
                                                                               end
262.
                                                                               else
263.
       min_H_set <= min_H_set - 4'b0001;</pre>
```

```
264.
265.
                                                          end
266.
267.
                                              end
268.
                                              //finish
269.
270.
                     end
271.
        else if(switch_mode == 2'b00)
272.
        begin
273.
                     loop <= 0;
274.
        end
275.
276.
        end
277.end
278.
279.
280.endmodule
```

Display_clock.v

```
2.
            Student Name: Yang Li
3.
            Studen Number: 1715977
4. */
5.
   module Display_clock(clk_1khz,
6.
                                                                   switch_mode,
7.
                                                                   //modify
8.
                                                                   pos_set,
                                                                   system_reset,
9.
10.
                                                                   //over
11.
                                                                   clock_min_H,
12.
                                                                   clock_min_L,
13.
                                                                   clock_sec_H,
14.
                                                                   clock_sec_L,
15.
                                                                   stopwatch_sec_H,
16.
                                                                   stopwatch_sec_L,
17.
                                                                   stopwatch_ms_H,
18.
                                                                   stopwatch_ms_L,
19.
                                                                   display_seg_1,
20.
                                                                   display_seg_2,
21.
                                                                   display_seg_3,
22.
                                                                   display_seg_4
23.
                                                           );
clk_1khz;
24. input
25. input
                                                           system_reset;
26. input[1:0]
                                              switch_mode;
27. //modify
28. input[1:0]
                                                  pos_set;
29. //over
30. input[3:0]
                                              clock_min_H,
                                                                   clock_min_L,
31.
32.
                                                                   clock_sec_H,
33.
                                                                   clock_sec_L,
34.
                                                                   stopwatch_sec_H,
35.
                                                                   stopwatch_sec_L,
```

```
stopwatch_ms_H,
36.
37.
                                                                    stopwatch_ms_L;
38.
39. output [6:0]
                                              display_seg_1,
40.
                                                                    display_seg_2,
41.
                                                                    display_seg_3,
42.
                                                                    display_seg_4;
43.
                                                       display_seg_1,
44. reg [6:0]
45.
                                                                    display_seg_2,
                                                                   display_seg_3,
46.
47.
                                                                    display_seg_4;
48. reg [3:0]
                                                       display_1,
                                                                    display_2,
50.
                                                                    display_3,
                                                                    display_4;
51.
52.
53. reg [1:0]
                                                  loop_clock,
54.
                                                                    loop_stopwatch,
55.
                                                                    loop_time_set;
56. integer
                                                       CNT;
57.
58. always@(posedge clk_1khz)
59. begin
60. if(system_reset ==0)
61. begin
62.
                     display_seg_1 = 7'b0000000;
                     display_seg_2 = 7'b0000000;
63.
                     display_seg_3 = 7'b0000000;
64.
65.
                     display_seg_4 = 7'b00000000;
66. end
67.
68. else
69. begin
70.
                if(switch mode == 2'b01)
71.
                begin
                             display_4 <= stopwatch_sec_H;</pre>
72.
                             display_3 <=stopwatch_sec_L;</pre>
73.
74.
                             display_2 <=stopwatch_ms_H;</pre>
75.
                             display_1 <= stopwatch_ms_L;</pre>
76.
                             case(loop_stopwatch)
77.
78.
                                          2'b00:
79.
                                          begin
80.
                                                       case(display_1)
81.
                                                                   4'b0000 : display_
    seg_1 = 7'b1000000;
82.
                                                                   4'b0001 : display_
    seg_1 = 7'b1111001;
83.
                                                                   4'b0010 : display_
    seg_1 = 7'b0100100;
84.
                                                                   4'b0011 : display_
   seg_1 = 7'b0110000;
85.
                                                                   4'b0100 : display
    seg_1 = 7'b0011001;
86.
                                                                   4'b0101 : display
   seg_1 = 7'b0010010;
87.
                                                                   4'b0110 : display
    seg_1 = 7'b0000010;
```

```
88.
                                                                4'b0111 : display_
   seg_1 = 7'b1111000;
89.
                                                                4'b1000 : display_
   seg_1 = 7'b00000000;
90.
                                                                4'b1001 : display_
  seg_1 = 7'b0010000;
91.
                                                                default : displa
   y_seg_1 = 7'b1111111;
92.
                                                        endcase
93.
                                        end
94.
                                        2'b01:
95.
                                        begin
96.
                                                    case(display_2)
                                                                4'b0000 : display_
97.
   seg_2 = 7'b1000000;
                                                                4'b0001 : display_
   seg_2 = 7'b1111001;
                                                                4'b0010 : display_
   seg_2 = 7'b0100100;
100.
                                                                4'b0011 : display
   seg_2 = 7'b0110000;
101.
                                                                 4'b0100 : display
_seg_2 = 7'b0011001;
                                                                4'b0101 : display
   _{seg_2} = 7'b0010010;
103.
                                                                 4'b0110 : display
_seg_2 = 7'b0000010;
104.
                                                                 4'b0111 : display
   _{seg_2} = 7'b1111000;
                                                                 4'b1000 : display
105.
_seg_2 = 7'b00000000;
                                                                 4'b1001 : display
_seg_2 = 7'b0010000;
                                                                 default : display
_seg_2 = 7'b1111111;
                                                         endcase
109.
                                        end
                                        2'b10:
110.
111.
                                         begin
112.
                                                     case(display_3)
113.
                                                                 4'b0000 : display
   _seg_3 = 7'b1000000;
114.
                                                                 4'b0001 : display
   _seg_3 = 7'b1111001;
115.
                                                                 4'b0010 : display
   _seg_3 = 7'b0100100;
116.
                                                                 4'b0011 : display
   _seg_3 = 7'b0110000;
                                                                 4'b0100 : display
_seg_3 = 7'b0011001;
                                                                 4'b0101 : display
   _seg_3 = 7'b0010010;
119.
                                                                 4'b0110 : display
_seg_3 = 7'b00000010;
                                                                 4'b0111 : display
   _seg_3 = 7'b1111000;
                                                                 4'b1000 : display
_seg_3 = 7'b00000000;
                                                                 4'b1001 : display
    seg_3 = 7'b0010000;
```

```
123.
                                                                    default : display
_seg_3 = 7'b1111111;
                                                           endcase
125.
                                          end
126.
                                          2'b11:
127.
                                          begin
128.
                                                       case(display_4)
129.
                                                                    4'b0000 : display
    _seg_4 = 7'b1000000;
130.
                                                                    4'b0001 : display
    _seg_4 = 7'b1111001;
131.
                                                                    4'b0010 : display
_seg_4 = 7'b0100100;
                                                                    4'b0011 : display
    _{seg_4} = 7'b0110000;
133.
                                                                    4'b0100 : display
_seg_4 = 7'b0011001;
                                                                    4'b0101 : display
    _seg_4 = 7'b0010010;
135.
                                                                    4'b0110 : display
_seg_4 = 7'b0000010;
                                                                    4'b0111 : display
_seg_4 = 7'b1111000;
137.
                                                                    4'b1000 : display
_seg_4 = 7'b0000000;
                                                                    4'b1001 : display
   _{seg\_4} = 7'b0010000;
139.
                                                                    default : display
_seg_4 = 7'b1111111;
                                                           endcase
141.
                                           end
142.
143.
                              endcase
144.
145.
                              loop_stopwatch <= loop_stopwatch + 2'b01;</pre>
146.
                              if(loop_stopwatch == 2'b11)
147.
                              begin
148.
                                               loop_stopwatch <= 2'b00;</pre>
149.
                              end
150.
                 end
151.
                 //clock
152.
                 else if( switch_mode == 2'b00)
153.
                 begin
                                                clock min H;
154.
                              display_4 <=</pre>
                              display_3 <= clock_min_L;</pre>
155.
                              display_2 <=
156.
                                               clock_sec_H;
                              display_1 <= clock_sec_L;</pre>
157.
158.
159.
                              loop_clock <= loop_clock + 2'b01;</pre>
                              if(loop_clock == 2'b11)
160.
161.
                              begin
162.
                                          loop_clock <= 2'b00;</pre>
163.
                              end
164.
                              case(loop_clock)
165.
                                          2'b00:
166.
167.
                                          begin
168.
                                                       case(display_1)
169.
                                                                    4'b0000 : display
     seg 1 = 7'b1000000;
```

```
170.
                                                                 4'b0001 : display
   _{seg_1} = 7'b1111001;
171.
                                                                 4'b0010 : display
_seg_1 = 7'b0100100;
172.
                                                                 4'b0011 : display
   _seg_1 = 7'b0110000;
173.
_seg_1 = 7'b0011001;
                                                                 4'b0100 : display
                                                                 4'b0101 : display
   _seg_1 = 7'b0010010;
175.
                                                                 4'b0110 : display
   _seg_1 = 7'b0000010;
176.
                                                                 4'b0111 : display
   _seg_1 = 7'b1111000;
177.
                                                                 4'b1000 : display
_seg_1 = 7'b00000000;
                                                                 4'b1001 : display
   _seg_1 = 7'b0010000;
                                                                 default
                                                                          : displ
   ay_seg_1 = 7'b1111111;
180.
                                                         endcase
181.
                                         end
                                         2'b01:
182.
183.
                                         begin
184.
                                                     case(display_2)
                                                                 4'b0000 : display
185.
   _seg_2 = 7'b1000000;
186.
                                                                 4'b0001 : display
   _{seg_2} = 7'b1111001;
187.
                                                                 4'b0010 : display
_seg_2 = 7'b0100100;
                                                                 4'b0011 : display
   _seg_2 = 7'b0110000;
189.
                                                                 4'b0100 : display
_seg_2 = 7'b0011001;
                                                                 4'b0101 : display
   _seg_2 = 7'b0010010;
                                                                 4'b0110 : display
   _seg_2 = 7'b0000010;
192.
                                                                 4'b0111 : display
   _{seg_2} = 7'b1111000;
                                                                 4'b1000 : display
_seg_2 = 7'b0000000;
                                                                 4'b1001 : display
   _seg_2 = 7'b0010000;
                                                                 default : display
   _seg_2 = 7'b1111111;
196.
                                                         endcase
197.
                                         end
                                         2'b10:
198.
199.
                                         begin
200.
                                                     case(display_3)
                                                             4'b0000 : display_seg
   _3 = 7'b1000000;
                                                             4'b0001 : display_seg
   _3 = 7'b1111001;
                                                             4'b0010 : display_seg
_3 = 7'b0100100;
                                                             4'b0011 : display seg
    3 = 7'b0110000;
```

```
4'b0100 : display_seg
205.
    _3 = 7'b0011001;
206.
                                                               4'b0101 : display_seg
    _3 = 7'b0010010;
207.
                                                               4'b0110 : display_seg
    _3 = 7'b0000010;
208.
                                                               4'b0111 : display_seg
    _3 = 7'b1111000;
209.
                                                               4'b1000 : display_seg
    _3 = 7'b0000000;
210.
                                                               4'b1001 : display_seg
    _3 = 7'b0010000;
211.
                                                               default : display_seg
    _3 = 7'b1111111;
212.
                                                       endcase
213.
                                          end
214.
                                          2'b11:
215.
                                          begin
216.
                                                       case(display_4)
217.
                                                                   4'b0000 : display
    _seg_4 = 7'b1000000;
218.
                                                                   4'b0001 : display
    _seg_4 = 7'b1111001;
219.
                                                                   4'b0010 : display
_seg_4 = 7'b0100100;
                                                                   4'b0011 : display
    seg_4 = 7'b0110000;
221.
                                                                   4'b0100 : display
    _seg_4 = 7'b0011001;
                                                                   4'b0101 : display
222.
    seg_4 = 7'b0010010;
223.
                                                                   4'b0110 : display
_seg_4 = 7'b0000010;
                                                                   4'b0111 : display
    _seg_4 = 7'b1111000;
225.
                                                                   4'b1000 : display
_seg_4 = 7'b00000000;
                                                                   4'b1001 : display
   _seg_4 = 7'b0010000;
227.
                                                                   default : display
_seg_4 = 7'b1111111;
                                                           endcase
229.
                                          end
230.
231.
                         endcase
232.
233.
234.
                 end
235.
236.
             //time_set
                 else if(switch_mode == 2'b10 )
237.
238.
                 begin
239.
                             //display_4 <=
                                               clock_min_H;
240.
                             //display_3 <= clock_min_L;</pre>
                             //display_2 <=
241.
                                               clock_sec_H;
                             //display_1 <= clock_sec_L;</pre>
242.
243.
                              loop_time_set <= loop_time_set + 2'b01;</pre>
244.
                             if(loop_time_set == 2'b11)
245.
                             begin
246.
                                          loop_time_set <= 2'b00;</pre>
247.
                             end
```

```
248.
249.
                               if(pos_set == 2'b00)
250.
                               begin
251.
                                                 display_4 <=</pre>
                                                                     clock_min_H;
252.
                                                 display_3 <= clock_min_L;</pre>
253.
                                                 display_2 <=</pre>
                                                                    clock_sec_H;
254.
255.
                                                 if(CNT <500)
256.
                                                 begin
257.
                                                               display_1 <= clock_sec_L;</pre>
258.
                                                               CNT <= CNT +1;
259.
                                                 end
260.
261.
                                                 else if(CNT >=500 && CNT<1000)
262.
                                                 begin
                                                               CNT <= CNT +1;
263.
264.
                                                               display_1 <= 4'b1111;</pre>
265.
                                                 end
266.
                                                 else if( CNT == 1000)
267.
                                                               CNT <= 0;
268.
269.
                               end
270.
271.
                               else if(pos_set == 2'b01)
272.
                               begin
273.
                                                 display_4 <=</pre>
                                                                    clock_min_H;
274.
                                                 display_3 <= clock_min_L;</pre>
275.
                                                 display_1 <= clock_sec_L;</pre>
276.
277.
                                             if(CNT <500)
278.
                                                 begin
279.
                                                               display_2 <= clock_sec_H;</pre>
280.
                                                               CNT <= CNT +1;
281.
                                                 end
282.
283.
                                                 else if(CNT >=500 && CNT<1000)
284.
                                                 begin
                                                               CNT <= CNT +1;
285.
286.
                                                               display_2 <= 4'b1111;</pre>
287.
                                                 end
288.
                                                 else if( CNT == 1000)
289.
                                                               CNT <= 0;
290.
                                end
291.
292.
                               else if(pos_set == 2'b10)
293.
                               begin
294.
                                                 display_4 <=</pre>
                                                                    clock_min_H;
295.
                                                 display_2 <=</pre>
                                                                     clock_sec_H;
296.
                                                 display_1 <= clock_sec_L;</pre>
297.
                                                 if(CNT <500)
298.
299.
                                                 begin
300.
                                                               display_3 <= clock_min_L;</pre>
301.
                                                               CNT <= CNT +1;
```

```
302.
                                               end
303.
304.
                                               else if(CNT >=500 && CNT<1000)
305.
                                               begin
306.
                                                           CNT <= CNT +1;
307.
                                                            display_3 <= 4'b1111;</pre>
308.
                                               end
309.
                                               else if( CNT == 1000)
310.
                                                         CNT <= 0;
311.
                              end
312.
313.
                              else if(pos_set == 2'b11)
314.
                              begin
315.
                                               display_3 <= clock_min_L;</pre>
316.
                                               display_2 <= clock_sec_H;</pre>
317.
                                               display_1 <= clock_sec_L;</pre>
318.
319.
                                               if(CNT <500)
320.
                                               begin
321.
                                                            display_4 <= clock_min_H;</pre>
322.
                                                            CNT <= CNT +1;
323.
                                               end
324.
325.
                                               else if(CNT >=500 && CNT<1000)
326.
                                               begin
                                                            CNT <= CNT +1;
327.
328.
                                                            display_4 <= 4'b1111;</pre>
329.
                                               end
                                               else if( CNT == 1000)
330.
331.
                                                            CNT <= 0;
332.
                              end
333.
334.
                          case(loop_time_set)
335.
                              2'b00:
336.
                              begin
337.
                                           case(display_1)
338.
                                                       4'b0000 : display_seg_1 = 7'b
   1000000;
339.
                                                       4'b0001 : display_seg_1 = 7'b
   1111001;
                                                       4'b0010 : display_seg_1 = 7'b
340.
   0100100;
                                                       4'b0011 : display_seg_1 = 7'b
341.
   0110000;
                                                       4'b0100 : display_seg_1 = 7'b
   0011001;
                                                       4'b0101 : display_seg_1 = 7'b
343.
   0010010;
                                                       4'b0110 : display_seg_1 = 7'b
   0000010;
                                                       4'b0111 : display_seg_1 = 7'b
345.
   1111000;
                                                       4'b1000 : display_seg_1 = 7'b
346.
   0000000;
347.
                                                       4'b1001 : display seg 1 = 7'b
   0010000;
```

```
348.
                                                      default
                                                                 : display_seg_1 = 7
   'b1111111;
349.
                                              endcase
350.
                             end
351.
                             2'b01:
352.
                             begin
                                          case(display_2)
353.
354.
                                                      4'b0000 : display_seg_2 = 7'b
   1000000;
355.
                                                      4'b0001 : display_seg_2 = 7'b
   1111001;
356.
                                                      4'b0010 : display seg 2 = 7'b
   0100100;
                                                      4'b0011 : display_seg_2 = 7'b
357.
   0110000;
358.
                                                      4'b0100 : display_seg_2 = 7'b
   0011001;
359.
                                                      4'b0101 : display_seg_2 = 7'b
   0010010;
                                                      4'b0110 : display_seg_2 = 7'b
360.
   0000010;
361.
                                                      4'b0111 : display_seg_2 = 7'b
   1111000;
362.
                                                      4'b1000 : display_seg_2 = 7'b
   0000000;
363.
                                                      4'b1001 : display_seg_2 = 7'b
   0010000;
364.
                                                      default : display_seg_2 = 7'b
   1111111;
365.
                                              endcase
366.
                             end
367.
                             2'b10:
368.
                             begin
369.
                                          case(display_3)
                                                      4'b0000 : display_seg_3 = 7'b
370.
   1000000;
371.
                                                      4'b0001 : display_seg_3 = 7'b
   1111001;
                                                      4'b0010 : display_seg_3 = 7'b
372.
   0100100;
                                                      4'b0011 : display_seg_3 = 7'b
373.
   0110000;
374.
                                                      4'b0100 : display_seg_3 = 7'b
   0011001;
                                                      4'b0101 : display_seg_3 = 7'b
375.
   0010010;
                                                      4'b0110 : display_seg_3 = 7'b
376.
   0000010;
                                                      4'b0111 : display_seg_3 = 7'b
   1111000;
                                                      4'b1000 : display_seg_3 = 7'b
378.
   0000000;
379.
                                                      4'b1001 : display_seg_3 = 7'b
   0010000;
                                                      default : display_seg_3 = 7'b
   1111111;
381.
                                              endcase
382.
                             end
383.
                             2'b11:
384.
                             begin
385.
                                          case(display_4)
```

```
4'b0000 : display_seg_4 = 7'b
386.
   1000000;
387.
                                                      4'b0001 : display_seg_4 = 7'b
   1111001;
388.
                                                      4'b0010 : display_seg_4 = 7'b
   0100100;
389.
                                                      4'b0011 : display_seg_4 = 7'b
   0110000;
390.
                                                      4'b0100 : display_seg_4 = 7'b
   0011001;
391.
                                                      4'b0101 : display_seg_4 = 7'b
   0010010;
392.
                                                      4'b0110 : display seg 4 = 7'b
   0000010;
                                                      4'b0111 : display_seg_4 = 7'b
393.
   1111000;
394.
                                                      4'b1000 : display_seg_4 = 7'b
   0000000;
395.
                                                      4'b1001 : display_seg_4 = 7'b
   0010000;
396.
                                                      default : display_seg_4 = 7'b
   1111111;
397.
                                              endcase
398.
                             end
399.
400.
                         endcase
401.
402.
                 end
403.end
404.
405, end
406.
407.
408.endmodule
409.
                //ms
410.
                case(loop)
411.
412.
                2'b00:
413.
                begin
414.
                             case(display_1)
415.
                                         4'b0000 : display_seg_1 = 7'b1000000;
416.
                                         4'b0001 : display_seg_1 = 7'b1111001;
417.
                                         4'b0010 : display_seg_1 = 7'b0100100;
418.
                                         4'b0011 : display_seg_1 = 7'b0110000;
419.
                                         4'b0100 : display_seg_1 = 7'b0011001;
420.
                                         4'b0101 : display_seg_1 = 7'b0010010;
421.
                                         4'b0110 : display_seg_1 = 7'b0000010;
422.
                                         4'b0111 : display_seg_1 = 7'b1111000;
423.
                                         4'b1000 : display_seg_1 = 7'b00000000;
424.
                                         4'b1001 : display_seg_1 = 7'b0010000;
425.
                                         default
                                                    : display_seg_1 = 7'b1111111;
426.
                                 endcase
427.
                end
428.
                2'b01:
429.
                begin
430.
                             case(display 2)
431.
                                         4'b0000 : display_seg_2 = 7'b1000000;
432.
                                         4'b0001 : display seg 2 = 7'b1111001;
433.
                                         4'b0010 : display_seg_2 = 7'b0100100;
434.
                                         4'b0011 : display_seg_2 = 7'b0110000;
```

```
435.
                                         4'b0100 : display_seg_2 = 7'b0011001;
436.
                                         4'b0101 : display_seg_2 = 7'b0010010;
437.
                                         4'b0110 : display_seg_2 = 7'b0000010;
438.
                                         4'b0111 : display_seg_2 = 7'b1111000;
439.
                                         4'b1000 : display_seg_2 = 7'b00000000;
                                         4'b1001 : display_seg_2 = 7'b0010000;
440.
441.
                                         default : display_seg_2 = 7'b1111111;
442.
                                 endcase
443.
                end
444.
                2'b10:
445.
                begin
446.
                             case(display 3)
447.
                                         4'b0000 : display_seg_3 = 7'b1000000;
448.
                                         4'b0001 : display_seg_3 = 7'b1111001;
449.
                                         4'b0010 : display_seg_3 = 7'b0100100;
450.
                                         4'b0011 : display_seg_3 = 7'b0110000;
                                         4'b0100 : display_seg_3 = 7'b0011001;
451.
                                         4'b0101 : display_seg_3 = 7'b0010010;
452.
                                         4'b0110 : display_seg_3 = 7'b0000010;
453.
454.
                                         4'b0111 : display_seg_3 = 7'b1111000;
                                         4'b1000 : display_seg_3 = 7'b00000000;
455.
                                         4'b1001 : display_seg_3 = 7'b0010000;
456.
457.
                                         default : display_seg_3 = 7'b1111111;
458.
                                 endcase
459.
                end
460.
                2'b11:
461.
                begin
462.
                             case(display_4)
463.
                                         4'b0000 : display_seg_4 = 7'b1000000;
464.
                                         4'b0001 : display_seg_4 = 7'b1111001;
                                         4'b0010 : display_seg_4 = 7'b0100100;
465.
                                         4'b0011 : display_seg_4 = 7'b0110000;
466.
                                         4'b0100 : display_seg_4 = 7'b0011001;
467.
                                         4'b0101 : display_seg_4 = 7'b0010010;
468.
                                         4'b0110 : display_seg_4 = 7'b0000010;
469.
470.
                                         4'b0111 : display_seg_4 = 7'b1111000;
471.
                                         4'b1000 : display_seg_4 = 7'b00000000;
472.
                                         4'b1001 : display_seg_4 = 7'b0010000;
473.
                                         default : display_seg_4 = 7'b1111111;
474.
                                 endcase
475.
                end
476.
477.
            endcase
478.
479.
            loop <= loop + 2'b01;
480.
            if(loop == 2'b11)
481.
            begin
482.
                         loop <= 2'b00;
483.
            end
484.
            //
485.
            //if(loop == pos_set)
486.
            //begin
487.
488.
489.
            //end
490.*/
```

```
2.
            Student Name: Yang Li
            Studen Number: 1715977
3.
4. */
module key_filter( clk,
6.
                                                          system_reset,
7.
                                                          key_in,
8.
                                                          key_out
9.
10.);
11.
12. input
                             clk;
13.
14. input
                             system_reset,
15.
                                         key_in;
16.
17. output
                        key_out;
18.
19. wire
                                 clk,
20.
                                         system_reset,
21.
                                         key_in;
22.
23. reg
                                 key_out;
24.
25.
26.
27.//
          localparam TIME_20MS = 1_000_000;
       localparam TIME_20MS = 1000_000; //1000_000
28.
29.
30.
        reg key_cnt;
31.
        reg [20:0] cnt;
32.
       always @(posedge clk or negedge system_reset) begin
33.
34.
            if(system_reset == 0)
35.
                key_cnt <= 0;
36.
            else if(cnt == TIME_20MS - 1)
37.
                key_cnt <= 0;</pre>
38.
            else if(key_cnt == 0 && key_out != key_in)
39.
                key_cnt <= 1;</pre>
40.
       end
41.
42.
        always @(posedge clk or negedge system_reset) begin
43.
            if(system_reset == 0)
44.
                cnt <= 0;
45.
            else if(key_cnt) begin
46.
                if(key_out == key_in)
47.
                    cnt <= 0;
48.
                else
49.
                    cnt <= cnt + 1'b1;</pre>
50.
            end
51.
            else
52.
               cnt <= 0;
53.
        end
```

```
54.
55.
         always @(posedge clk or negedge system_reset) begin
56.
                 if(system_reset == 0)
57.
                     key_out <= 0;
58.
                 else if(cnt == TIME_20MS - 1)
59.
                     key_out <= key_in;</pre>
60.
         end
61. endmodule
62.
63.
64.
65.
66.
67. /*module key_filter(clk,
68.
                                                        system_reset,
69.
                                                        key,
70.
                                                        key_out
71.);
72.
73. input
                                  clk;
74. input
                              system_reset,
75.
                                           key;
76.
77. output
                         key_out;
78.
79. reg
                                      key_out,
80.
                                           key_value,
81.
                                           key_flag,
82.
                                           key_reg;
83.
84. reg[19:0]
                delay_cnt;
85. //延时计数器
86. always@(posedge clk or negedge system_reset)
87. begin
88.
                 if(~system_reset)
89.
                 begin
90.
                              key_reg <= 1'b1;
91.
                             delay_cnt <= 20'b0;</pre>
92.
                 end
93.
94.
                 else
95.
                 begin
96.
                               key_reg <= key;</pre>
97.
                               if(key != key_reg)
98.
                                           delay_cnt <= 20'd1000000;</pre>
99.
                             else
100.
                              begin
101.
                                           if(delay_cnt > 20'd0)
102.
                                                        delay_cnt <= delay_cnt -</pre>
   1'b1;
103.
                                           else
104.
                                                        delay_cnt <= 20'd0;</pre>
105.
                              end
106.
                  end
107.end
108.
109.always@(posedge clk or negedge system_reset)
110.begin
111.
                 if(~system_reset)
112.
                 begin
```

```
113.
                              key_value <= 1'b1;</pre>
114.
                              key_flag <= 1'b0;
115.
                 end
116.
                 else
117.
                 begin
118.
                              if(delay_cnt == 20'd1)
119.
                              begin
120.
                                           key_flag <= 1'b1;</pre>
121.
                                           key_value <= key;</pre>
122.
                              end
123.
124.
                              else
125.
                              begin
126.
                                           key_flag <= 1'b0;</pre>
127.
                                           key_value <= key_value;</pre>
128.
                              end
129.
                 end
130.end
131.always@(posedge clk)
132.begin
133.
                 if(key_flag && (~key_value))
134.
                              key_out <= 1'b0;
135.
                 else
136.
                              key_out <= 1'b1;
137.end
138.endmodule
139.
140.*/
```