N channel 60V MOSFET

### **Description**

The TX50N06 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application.


#### **Features**


VDS	60V	
RDS(on)Max.	20mΩ	
ID	50A	

- High density cell design for ultra low RDS(on)
- Excellent package for good heat dissipation

### **Pin configuration**

Order Number	Package
TX50N06	TO-252
	2 Drain





## **Maximum Ratings** (Tc = $25^{\circ}$ unless otherwise noted\*)

Parameter		Symbol	Ratings	Units	
Drain-Source Voltage		VDSS	60	V	
Gate-Source Voltage		VGSS	±20	V	
Continuous Drain Current	Tc=25℃	- ID -	50*	А	
	Tc=100 <i>℃</i>		35.4*	Α	
Pulsed Drain Current		IDM	90	Α	
Power Dissipation	Tc=25℃	PD	85	W	
. Circi Diccipation	Derate above 25℃		0.3	VV	
Single pulse avalanche energy (note 1)		EAS	245		
Operating Junction and Storage Temperature Range		TJ,Tstg	-55~+175	e	

<sup>\*</sup> Dran current limited by maximum junction temperature.

#### **Thermal Characteristics**

Parameter	Symbol	Ratings	Units
Thermal resistance, case to sink typ.	RthCS	0.5	°e/W
Thermal resistance junction to case.	RthJC	3.3	°e/W
Thermal resistance junction to ambient.	RthJA	110	°e/W

<sup>1:</sup> EAS condition:L=0.5mH, VDD=30V, RG=25 $\Omega$ ,TJ=25 $\mathscr{C}$ .

### Electrical characteristics (TA =25% Unless Otherwise Specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
STATIC	STATIC					
BVDSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250μA	60	_	_	V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250µA	1.4	_	2.5	V
IGSS	Gate-Body Leakage	VDS=0V, VGS=±20V	_	_	±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=60V, VGS=0V	_	_	1	μA
RDS(ON)	Drain-Source On-Resistance	VGS=10V, ID=20A	_	14	20	mΩ
VSD	Diode Forward Voltage	IS=20A, VGS=0V	_		1.2	V
DYNAMI	DYNAMIC					
Qg	Total Gate Charge		_	50	_	
Qgs	Gate-Source Charge	VDS=30V, VGS=10V, ID=20A	_	6	_	nC
Qgd	Gate-Drain Charge		_	15		
Ciss	Input Capacitance	\/D0-20\/\\/00-0\/\f-1\\/\\-	_	2050	_	, r
Coss	Output Capacitance	VDS=30V, VGS=0V, f=1MHz	_	158	_	pF
Crss	Reverse Transfer Capacitance	,	_	120	_	
td(on)	Turn-On Delay Time		_	74	_	
tr	Turn-On Rise Time	VDD =30V, RG=3Ω	_	5.1	_	
td(off)	Turn-Off Delay Time	RL=6.7Ω,VGS=10V,	_	28.2		ns
tf	Turn-Off Fall Time		_	5.5		
trr	Reverse Recovery Time	TJ = 25°C, IF =20A	_	28		nS
Q rr	Reverse Recovery Charge	di/dt = 100A/µs	_	40		nC

Notes :a. Pulse test:pulse width 300 us,duty cycle 2% ,Guaranteed by design,not subject to production testing.


b. XDSSEMI reserves the right to improve product design, functions and reliability without notice.

### Typical Characteristics (TJ =25<sup>®</sup> Noted)

#### **Output Characteristics**




# RDS(on) vs. JunctionTemperature




#### **Transfer Characteristics**







**Gate Charge** 



#### RDS(on) vs. Drain Current




Source-to- Drain Diode Forward




#### N channel 60V MOSFET


#### Capacitance vs. Drain Source Voltage




#### **BVDSS vs. Junction Temperature**



#### Safe Operation Area




#### **BVDSS vs Junction Temperature**



Junction Temperature,TJ(℃)





N channel 60V MOSFET

### **TO-252**

Unit: mm

