


# Combinational and Sequential Logic

## Computer Engineering 1

CT Team: A. Gieriet, J. Gruber, R. Gübeli, M. Meli, M. Rosenthal,  
A. Rüst, J. Scheier, M. Thaler

# Motivation

## ■ Arithmetical and Logical Unit (ALU)



1 - Bit Full Adder (FA)

# Motivation

## ■ Example:

- 16-bit Processor built from transistors



<http://www.megaprocessor.com>

## ■ Combinational Logic



*Leap year if*

year divisible by 4

**AND**

year **NOT** divisible by 100  
**OR**  
year divisible by 400

## ■ Sequential Logic




## ■ At the end of this lesson you will be able

- to explain what combinational logic is and to enumerate the basic logic operations
- to interpret a schematic of a simple combinational circuit and to derive the associated truth table
- to differentiate between combinational and sequential logic
- to explain the function of a D-Flip-Flop from a user's perspective
- to apply the relation between frequency and period for clock signals including associated units and dimensions
- to interpret simple sequential circuits and to derive associated truth tables, timing diagrams and state diagrams
- to classify circuits as counters, shift register or Moore machine (finite state machine)
- to explain the function and use of registers and shift registers


## Combinational Logic

- **Basic Logic Operations (Short Repetition INCO)**
  - Symbols / Logic equations / Truth tables
- **Examples**
  - Multiplexer
  - Half-Adder
  - Full-Adder




## Sequential Logic

- **Clock Signal**
- **D-Flip-Flop**
- **Timing Diagram**
- **Counter**
  - Example Traffic Light
  - Exercises
- **Register / Shift Register**




## Combinational Logic

- **Basic Logic Operations (Short Repetition INCO)**
  - Symbols / Logic equations / Truth tables
- **Examples**
  - Multiplexer
  - Half-Adder
  - Full-Adder




## Sequential Logic

- **Clock Signal**
- **D-Flip-Flop**
- **Timing Diagram**
- **Counter**
  - Example Traffic Light
  - Exercises
- **Register / Shift Register**



## ■ Logic states in a binary system


- Outputs change depending on inputs and internal logic functions
- System has no memory, i.e. there is no storage element
- For N inputs there are  $2^N$  possible input combinations
- The only timing influence are internal delays
- Outputs are stable after a delay





# Basic Logic Operations

## Inverter



logic equation

$$Z = !A$$

truth table

A	Z
0	1
1	0

## Buffer




$$Z = A$$

A	Z
0	0
1	1


# Basic Logic Operations

## AND



A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1


1: switch closed  
0: switch open



1: lamp on  
0: lamp off


# Basic Logic Operations

## OR



A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1


1: switch closed  
0: switch open



1: lamp on  
0: lamp off


# Basic Logic Operations

**NAND** → NOT AND = AND with inverter



A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0


**NOR** → NOT OR = OR with inverter



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

# Basic Logic Operations


## EXOR



$$Z = A \$ B$$

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

























## EXNOR



$$Z = !(A \$ B)$$

A	B	Z
0	0	1
0	1	0
1	0	0
1	1	1

# Symbol Sets

Function	IEC 60617-12 <i>since 1997</i>	US ANSI 91 <i>1984</i>	DIN 40700 <i>until 1976</i>
AND			
OR			
Buffer			
XOR			
NOT			
NAND			
NOR			
XNOR			

# Example: Leap Year

## ■ Leap year if

year divisible by 4

**AND**

year **NOT** divisible by 100  
**OR**  
year divisible by 400

## ■ 3 inputs

- year divisible by 4
- year divisible by 100
- year divisible by 400

→ true or false

→ true or false

→ true or false

## ■ Output

- Is a leap year

→ true or false

# Example: Leap Year


## ■ Draw a digital logic circuit for evaluating a leap year

- Inputs:
  - A      year is divisible by 4
  - B      year is divisible by 100
  - C      year is divisible by 400
- Output:
  - Z      year is a leap year

## ■ Fill in the truth table for inputs and output



# Example: Multiplexer





S	A	B	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Z = ?


## Tasks

- Fill in the truth table
- Compile the logic equation
- What is the function of the circuit?



# 1-Bit Half-Adder


## ■ Addition of two 1-Bit inputs



A0	B0	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$\text{Sum} = A0 \oplus B0$$

$$\text{Carry} = A0 \& B0$$




# 1-Bit Full-Adder

## ■ Addition with Carry In



C	A	B	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



*HA = Half-Adder*

**zhaw** School of Engineering  
InES Institute of Embedded Systems

$C_{i-1}$	$A_i$	$B_i$	$S_i$	$C_i$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




# 4-Bit Adder

## ■ Exercise

- Given:  $a_3 - a_0 = 13d$  and  $b_3 - b_0 = 6d$
- Convert values to binary and enter them in the figure
- Use the table to calculate values  $s_3 - s_0$  and  $c_3 - c_0$  in the figure
- Check your result by a written binary addition

Ci	Ai	Bi	Si	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




*FA = Full-Adder*

# Summary Combinational logic

## ■ Combinational logic

- System without memory (no storage element)

## ■ Basic logic operations (gates)




## ■ Basic circuits

- Multiplexer
- Half adder
- Full adder


## Combinational Logic

- **Basic Logic Operations (Short Repetition INCO)**
  - Symbols / Logic equations / Truth tables
- **Examples**
  - Multiplexer
  - Half-Adder
  - Full-Adder




## Sequential Logic

- **Clock Signal**
- **D-Flip-Flop**
- **Timing Diagram**
- **Counter**
  - Example Traffic Light
  - Exercises
- **Register / Shift Register**





# Sequential Logic

## ■ Example: traffic light




current state	next state
red	yellow A
yellow A	green
green	yellow B
yellow B	red






# Sequential Logic

- General form → Finite State Machine (FSM)
  - Contains memory, i.e. storage of system state
  - Outputs depend on inputs and internal state
  - Next system state depends on current state and inputs → clock
- We will start with the analysis of simpler forms




# Clock Signal

## ■ Measured timing



## ■ Abstract timing representation



**period**  $T = T_0 + T_1$  [s]    **frequency**  $f = 1/T$  [Hz]    **duty cycle**  $= T_1/T$  [-]

## ■ Period $T$

- measured in seconds (s)

## ■ Frequency $f$

- measured in Hertz (1/s)
- i.e. number of cycles per second


$T$	$f$
1 s	1 Hz
1 ms = $10^{-3}$ s	1 kHz = $10^3$ Hz
1 $\mu$ s = $10^{-6}$ s	1 MHz = $10^6$ Hz
1 ns = $10^{-9}$ s	1 GHz = $10^9$ Hz

# D-Flip-Flop


## ■ Edge triggered storage element

- rising edge of C → current value at input D is stored ( $Q = D$ )
- other times → no change of Q

## ■ Basic block of all our sequential circuits



value at input D is stored and transferred to output Q, if C changes from 0 to 1 ( $0 \rightarrow 1$ )



# D-Flip-Flop

- One flip-flop can represent two states

Q	state
0	S0
1	S1



- Two flip-flops can represent four states

Q1	Q0	state
0	0	S0
0	1	S1
1	0	S2
1	1	S3

- n flip-flops can represent  $2^n$  states

# Timing Diagram



## ■ Example: Flip-flop with multiplexer



# Timing Diagram


## ■ Exercise

- Complete the timing diagram



# Counter

- Simple form of sequential logic (finite state machine)
- State changes with rising clock edge <sup>1)</sup>
- Next state depends only on current state
  - Sequence of states cannot be influenced from the outside
- Outputs depend only on internal state, not on any inputs




<sup>1)</sup> Counters with other types of flip-flops (e.g. falling edge) are possible





## ■ Traffic light: Encoding of states

- Encoding is selected by circuit designer




current state Q		next state D	
00	red	red-yellow	01
01	red-yellow	green	10
10	green	yellow	11
11	yellow	red	00




## ■ Traffic Light: Next state ???

- function of current state



# Counter: 2-bit Binary Counter for Traffic Light




$$D1 = Q0 \oplus Q1$$


$$D0 = \neg Q0$$

Q1	Q0	D1	D0
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

state diagram




timing diagram




## ■ Traffic Lights: Outputs ???

- Function of state




## ■ Traffic light

state		outputs		
Q1	Q0	red_on	yellow_on	green_on
0	0	1	0	0
0	1	1	1	0
1	0	0	0	1
1	1	0	1	0





# Counter

## ■ Traffic light: schematic




# Counter

## ■ Traffic light: timing diagram





# Counter: 2-bit Gray Counter




Q1	Q0	D1	D0
0	0		
0	1		
1	0		
1	1		

Exercise: Complete the truth table, the state diagram and the timing diagram






# Counter: Another example



Q1	Q0	D1	D0
0	0		
0	1		
1	0		
1	1		

Exercise: Fill out the truth table, the state diagram and the timing diagram



# Counter: Water Fountain

## ■ Water fountain with three valves

- Counter controls valves V1 to V3





## ■ Valve open, i.e. water flows

- Output  $V_x = '1'$



# Counter: Water fountain




**state diagram**

→ same as  
binary counter

Q1	Q0	D1	D0	V3	V2	V1
0	0	0	1	0	0	0
0	1	1	0	0	1	1
1	0	1	1	0	1	0
1	1	0	0	1	1	1


**pattern at the fountain**

V3 V2 V1



## ■ Summary counter

- One or several flip-flops to store the state
- All flip-flops on the same clock
- Sequence of states cannot be influenced from the outside
- Outputs depend only on the internal state




## ■ (Parallel) register

- input and output are parallel

## ■ Example 8-bit register


- inputs in7 – in0
- outputs out7 – out0

→ registered on clock edge



## ■ Chain of connected D-flip-flops

- Output of FFX is connected to input of FFX+1
- Input of first FF → serial input of shift register
- Output of last FF → serial output of shift register
- Often parallel reading of data possible through s0, s1, ..., sx
- Parallel write requires multiplexer on each FF input




*Example of a 4-bit shift register*

# Shift Register


## ■ Timing diagram

- Input pattern is repeated with a delay on the output of each FF



# Shift Register with Feedback

- Output is fed back to the input through a logic function



Q2	Q1	Q0	D2	D1	D0
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

## Exercise

- Fill in the truth table
- Draw the state diagram



## ■ Ethernet and USB

- convert serial bit streams to parallel and vice versa
- serial requires less connections
- but processor works on parallel data

## ■ Mobile phones, Ethernet, miscellaneous interfaces

- shift register with feedback for error detection
- Processors (JTAG, scan chains, ...)
- program development
  - set breakpoints
  - monitor internal states
- verification
- production test → does each transistor / gate work?

- **Sequential logic → Finite State Machine (FSM)**
  - system has **memory** → storage of system state
- **Counter**
  - state changes with clock
  - new state is predetermined. No control from the outside
- **Moore machine**
  - state influenced by inputs
- **Description of system behavior**
  - truth table
  - state diagram
  - timing diagram
- **Register and shift register**