

# ADC / DAC


**Analog-to-digital converter Digital-to-analog converter** 

Computer Engineering 2

# **Motivation**




■ Analog ←→ digital conversion needed in many applications



# **Motivation**



- Modern information processing done in digital domain
  - Easier to: process, store, make copies, ... etc.
- But, the real world is analog (not digital)
  - Signals are continuous and not discrete
    - Pressure sensor that continuously delivers a voltage
    - The music you hear
- Need for devices to convert analog to digital (and vice-versa)



# Agenda



#### ADC and DAC

- What it is
- How it works
- Characteristics
- Types of error

#### ADCs on STM32F429

- Students read provided summary of DS and answer questions
- Summary of features and functionality (answers to questions)
- Programming the ADC

### DACs on STM32F429 (optional)

- Features and registers
- DAC configuration example

### Conclusions

# Learning Objectives



### At the end of this lesson you will be able

- To explain what an ADC/DAC is and what it is used for
- To describe how a (simple) Flash ADC/DAC works
- To name some application examples of ADC/DAC
- To name and explain some important characteristics/error sources
  - Sampling rate, voltage reference, offset and gain error ...
- To name basic features of ADC in the STM32F429
- To set up and use simple features of ADC in STM32F429
- To use the device documentation
  - To understand features and functionality
  - Interpret simple parameters (e.g. energy consumption, sampling rate, gain/offset error)
  - To derive simple configuration and control of ADC using the CPU
  - To find out, understand and use other features of the ADC

# Learning Objectives



#### Modern microcontrollers have lots of features

- Impossible to discuss all of them in a lesson
- Important that you learn to interpret the information in the documentation
- In this lesson you will do that, under the guidance of your lecturer
- Lecture focuses on application of ADCs in microcontrollers and not on ADC design

#### Advanced modes STM32F4

- Advanced features of ADC/DAC are not described in this class.
  - e.g. injected mode, dual/triple modes, ... etc.
- Interested? See application notes and datasheets (references)

# ADC: What it is




### ADC – Analog to Digital Converter

- Converts input signal (voltage) to a digital value (N-bit)
- Conversion results in one of 2<sup>N</sup> possible numerical levels
- Raw input signal can be dynamic<sup>1)</sup> or static<sup>2)</sup>
  - Dynamic signal (green) sampled at specific time intervals
  - Samples transformed into series of discrete values (blue)

#### Example

#### 3-bit ADC

- 8 possible levels (000 111)
- Each conversion corresponds to one out of 8 levels



1) changing over time

2) time-invariant

# ADC: What it is



8


### Input signals

- Differential inputs
- V<sub>in+</sub>signal to convert (non-inverting input)
- V<sub>in-</sub> signal to convert (inverting input)

# Single ended mode

- Only V<sub>in+</sub> used
- V<sub>in-</sub> is grounded

# Connect to ground for single ended



 $V_{in} = V_{in+} - V_{in-}$ 

# Reference voltage V<sub>REF+</sub>

- Internal or external stable voltage
- Needed to weight input voltage

$$V_{in} = (digital \ value) * V_{REF+} / (2^N)$$

We will concentrate on single ended

# ADC: What it is



#### Resolution

- Number of bits N
- Size of digital word

#### ■ LSB¹

• 1 LSB  $\triangleq V_{RFF} / (2^N)$ 

# Full Scale Range (FSR)


- Range between analog levels of minimum and maximum digital codes
- V<sub>FSR</sub> is one LSB less than V<sub>REF</sub>

ZHAW, Computer Engineering

#### Example

$$V_{REF} = 8 \text{ V}, \text{ N} = 3 \text{ bits}$$
  $\rightarrow 1 \text{ LSB} = 8 \text{ V} / 8 = 1 \text{ V}$   
 $\rightarrow \text{FSR from } 0 \text{ V to } 7 \text{ V}$ 

### Digital value



# ADC: How it works



### Example Flash ADC

- Network of 2<sup>N</sup> resistors to divide V<sub>REF</sub> into 2<sup>N</sup> levels
- 2<sup>N</sup> 1 analog comparators
  - Compare input signal to divided reference voltages
- Encoder transforms digital comparator results into N-bit word

```
3-bit ADC

Example: V_{REF} = 8V, V_{in} = 2.3V

V_{REF} / 16 = 0.5 V


3 V_{REF} / 16 = 1.5 V

5 V_{REF} / 16 = 2.5 V

....

Comparator stream = 0000011

3-bit output word = 010
```




# DAC: What it is



### ■ DAC – Digital to Analog Converter

- Converts N-bit digital input to analog voltage level
- E.g. music from your MP3 player is read and converted back to sound
  - A series of different values in the digital domain leads to a series of steps in the analog domain. The result is a dynamic output signal
  - "Play-back" time depends on time between conversions (sampling interval)



# DAC: What it is




# Reference voltage V<sub>REF</sub>

- Accurate reference voltage (from internal or external source)
- Needed to relate digital value to a voltage

# Output signal V<sub>out</sub>

- Analog output
  - Unipolar (only positive)
  - Bipolar (positive or negative)
- Conversion yields approximation of digital signal

$$V_{out}$$
= (digital value) \*  $V_{REF}$  / (2<sup>N</sup>)





# DAC: How it works



### **Example Flash DAC**

- Network of resistors (of same value) creates 2<sup>N</sup> voltage levels
- N-bit digital input decoded into 2<sup>N</sup> values (S0 ... Sx)
  - Select single voltage level as DAC output






# ADC re-visited: How it works




# Successive Approximation Register (SAR) ADC

- Approach V<sub>in</sub> with successive division by 2
  - Binary search
- Start with half the digital value
  - MSB = 1, all other bits at 0
- DAC generates analog value V<sub>DAC</sub> that is compared to V<sub>in</sub>
  - If V<sub>DAC</sub> < V<sub>in</sub> → keep MSB at 1, otherwise set MSB to 0
- Continue with other N bits in same way (N steps)



Higher than 100 → 1
 Lower than 110 → 10
 Higher than 101 → 101
 John 101
 Higher than 101

SAR ADC as an alternative to the previously introduced Flash ADC



# **ADC Characteristics**



#### Flash ADC

- Fast conversion
- Requires many elements
  - e.g. 255 comparators for 8-bit resolution
  - Power hungry
  - Consumes large chip area

#### SAR ADC

- Used on most microcontrollers
- Good trade-off between speed, power and cost
  - Up to 5 Msps
  - Resolution from 8 to 16 bits

# **ADC Characteristics**



### Sampling rate

- Input signal sampled at discrete points in time → discontinuities
- Should be at least twice the highest frequency component of input signal
  - Nyquist-Shannon sampling theorem

#### Conversion time

- Time between start of sampling and digital output available
- Programming a higher resolution may increase conversion time

### Monotonicity

Increase of Vin results in increase or no change of digital output and vice-versa

# ADC: Types of Error





#### **Quantization error**

- Analog input is continuous
  - Infinite number of states
- Digital output is discrete
  - Finite number of states
- Introduces an error between -0.5 LSB and +0.5 LSB

Quantization error can be reduced by reducing LSB, e.g. either by increasing number of bits (resolution) or by reducing V<sub>RFF</sub>

Reducing V<sub>RFF</sub> also reduces full scale range





# ADC: Types of Error




#### Offset error

- Also called zero-scale error
- Deviation of real N-bit ADC from ideal N-bit ADC at input point zero
- For an ideal N-bit ADC, the first transition occurs at 0.5 LSB above zero
- Can be corrected using the microcontroller

Measuring the offset error:

Zero-scale voltage is applied to analog input and is increased until first transition occurs




# ADC: Types of Error



#### Gain error

- Indicates how well the slope of an actual transfer function matches the slope of the ideal transfer function
- Expressed in LSB or as a percent of full-scale range (%FSR)
- Calibration with hardware or software possible

full-scale error = offset error + gain error



# ADC Exercise: Reading the datasheet



- How many ADCs are there in the STM32F429? (Q1 = Question 1)
- How many sources for each ADC? (Q2)
  - What is meant by internal/external source?
  - How many external sources?
  - How many internal sources? What are they?
  - What is temperature monitoring?
- How many bits can the result of a conversion have? (Q3)
- How is the result of the conversion stored? (Q4)
  - Can it be overwritten? What are the consequences?
  - What is meant by left aligned/right aligned?
- How can the result of conversion be transferred to memory? (Q5)
- Why in your opinion is a transfer with DMA useful? (Q6)
- To which ADC/DAC can pins PA5/PA6 be connected? (Q7)
- What is meant by single/continuous/scan operation modes? (Q8)
- How does the CPU know that the conversion is done? (Q9)
- Which steps are needed for an ADC conversion and what is the time required? (Q10)
- What is the analog watchdog? (Q11)

See separate set of slides for answers and additional explanations

# Programing the ADC



### ADC registers

- Some registers are common for all ADCs (common registers)
- Each ADC also has specific registers
  - Structure of specific registers similar for all 3 ADCs

ADC region		Offset		Address of register
	ADC1	0x000 - 0x04C	Specific registers	0x4001 2000 + 0x000 + register offset
			Reserved	
0x4001 2000	ADC2	0x100 - 0x14C	Specific registers	0x4001 2000 + 0x100 + register offset
- 0x4001 23FF			Reserved	
0.400123FF	ADC3	0x200 - 0x24C	Specific registers	0x4001 2000 + 0x200 + register offset
			Reserved	
	Common	0x300 - 0x308	Common registers	0x4001 2000 + 0x300 + register offset

# Programing the ADC



# Common registers

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	<b>∞</b>	7	9	2	4	3	2	_	0
0x00	ADC_CSR Reset value				F	Rese	rve	d				o OVR	o STRT	0	0	o EOC	O AWD	Re		o OVR	o STRT	0	o JEOC	o EOC	o AWD	Re:		o OVR	o STRT	O JSTRT	0	o EOC	o AWD
0x04	ADC_CCR		Reserved							TSVREFE	VBATE	ADC3 Reserved				ADCPREI1-01		DMA[1:0]	[0:1]	SQQ	Re se rv ed		ELA`	Y [3	:0]	Re	ser\	/ed		AD MUI		4:0]	
	Reset value									0	0					0	0	0	0	0		0	0	0	0				0	0	0	0	0
0x04	ADC_CCR		Reserved							TSVREFE	VBATE	F	Rese	erve	d	ADCPREI1-01		DMA[1:0]	[0:1]VIII0	SOO	Re se rv ed		ΞLΑ	Y [3	:0]			F	Rese	erve	d	•	
	Reset value		Ţ							0	0					0	0	0	0	0		0	0	0	0	İ							
0x08	ADC_CDR		Regular D								2[15	5:0]		Regular DATA						ATA	1[15:0]												
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_CCR ADC Common Control Register

**TSVREFE** Enable/disable temp sensor and V<sub>REFINT</sub>


**VBATE** Enable/disable V<sub>BAT</sub>

**ADCPRE[1:0]** Prescaler for ADCCLK: 00/01/10/11 → APB2 clock divided by 2/4/6/8

APB2 clock = 42 MHz on CT\_Board

All other positions kept at 0. Features not relevant for this class







# Register Bits

In our cases keep all other bits to '0'


ADC_SR	ADC Status Register
OVR	Overrun. 1→ Result data overwritten
STRT	Conversion started (regular channel)
EOC	End Of Conversion. Cleared by reading result of conversion

ADC CR1	ADC Control Register 1
OVRIE	OVR Interrupt Enable
EOCIE	EOC Interrupt Enable
RES[1:0]	Conversion resolution: 00/01/10/11 → 12/10/8/6-bit
SCAN	Enable scan mode

ADC_CR2	ADC Control Register 2
SWSTART	Start conversion of regular channel by software. Cleared by HW
EXTEN[1:0]	Ext. trigger for regular channels 00/01/10/11 → disabled/pos edge/neg edge/pos & neg edge
EXTSEL	External event select to trigger conversion of a regular group
ALIGN	Data alignment : '0' → right aligned, '1' → left aligned
EOCS	EOC selection. '0'/ '1'→ EOC shows end of each sequence of conversions/end of each conversion
DMA	Enable DMA
CONT	Continuous mode: 0→ Single conversion mode 1→Continuous conversion mode
ADON	ADC On




#### Register Bits





### Register Bits






# Register Bits

ADC_SQR1	/2/3 ADC Sequence Register
L[3:0]	Sequence length: L+1 = Number of conversions in regular sequence '0000' → 1 conversion upto '1111' → 16 conversions
SQx[4:0]	Channel number of xth conversion in sequence, $1 \le x \le 16$ e.g. SQ3[4:0] = 0x7 means the $3^{rd}$ conversion takes place on channel 7

#### **Example**



# Programing the ADC



```
/* Setup GPIO and ADC3 */
hal rcc set peripheral (PER GPIOF, ENABLE);
                                                            What is the max, achievable
hal rcc set peripheral (PER ADC3, ENABLE);
                                                            sampling rate with these settings
                                                           and APB2 clock = 42 MHz?
GPIOF->MODER \mid = (0x3 << 12); // analog pin conf on PF.6
ADCCOM->CCR = (0x3 << 16); // ADC prescaler 8
ADC3->CR1 = 0x0; // 12 bit resolution, no scan
ADC3->CR2 = 0x1;
                             // single conv., enable ADC, right align
ADC3 -> SMPR1 = 0x0;
ADC3->SMPR2 = (0x6 << 12); // ch4: 144 cycles sampling time
ADC3->SQR1 = 0x0;
                              // sequence length: 1
ADC3->SOR2 = 0x0;
ADC3->SOR3 = 0x4;
                              // ch4 is first in sequence
while (1) {
   ADC3->CR2 \mid= (0x1 << 30); // start conversion
   while(!(ADC3->SR & 0x2)) { // wait while conversion not finished
   CT SEG7->BIN.HWORD = ADC3->DR; // show on 7-segment display
```


# **Functional Summary of ADC**



- 3) Signals used to inform the CPU of the state of the conversion process. Status register can be checked or interrupts generated.
- 4) Analog watchdog compares conversion results with programmed min/max limits.
- 5) Analog pins to set the references
- 1) 3 ADCs (capable of 12/10/8/6 bit resolution)
- 16 possible external sources (pins) each
- 3 possible internal sources

- 2) Conversion triggered by CPU, by internal sources or by external sources
- 6) ADCCLK is used as clock for conversions.

  Generated by dedicated prescaler that allows APB2 clock to be scaled down by 2/4/6/8




# Features of STM32F429 DAC (optional)



#### 2 voltage output DACs. Can be combined with DMA

- Independent output each
- Both support 12-bit and 8-Bit modes. Left or right data alignment in 12-bit mode




# Features of STM32F429 DAC



#### Overview

- The 2 DACs can be grouped for synchronous update
  - Independent or simultaneous modes
- Integrated output buffers can be used to reduce the output impedance, and to drive external loads directly
  - No need for external operational amplifier



# Features of STM32F429 DAC



# Overview of some DAC electrical parameters

 The use of the output buffer reduces external components and helps improve performance if the load is important

Table 87. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load with buffer ON	5	-	-	kΩ	
R <sub>O</sub> <sup>(2)</sup>	Impedance output with buffer OFF	-	ı	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load	-	1	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON	0.2	•	-	<b>V</b>	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON	-	-	V <sub>DDA</sub> – 0.2	٧	(0x0E0) to (0xF1C) at V <sub>REF+</sub> = 3.6 V and (0x1C7) to (0xE38) at V <sub>REF+</sub> = 1.8 V

# DAC conversion



### DAC output voltage

- Digital values are converted to output voltages on a linear conversion between 0 and  $V_{\mathsf{REF+}}$
- Analog output voltages on each DAC channel pin are determined by the following equation:  $DAC_{output} = V_{REF+} * DOR / 4095$ 
  - DOR is the digital value that should be converted
  - Use of an external V<sub>REF+</sub> can help to improve results.
    - ▶ By choosing a smaller **V**<sub>REF+</sub> ,the minimal "analog step" is reduced
    - ▶ Using a dedicated pin allows the use of less noisy references

# Automatic waveforms generation


- DAC can be set to produce noise/triangular signals
  - Useful for testing

# DAC conversion



### Conversion timing

- DAC\_DORx cannot be written directly
  - Data transfer to the DAC performed by loading DAC\_DHRx register
  - Data in DAC\_DHRx transferred to DAC\_DORx after one APB1 clock cycle
    - ▶ If HW trigger selected, transfer performed 3 APB1 clock cycles after trigger
- When DAC\_DORx loaded with DAC\_DHRx contents, the analog output voltage available after a time t<sub>SETTLING</sub>
  - t<sub>SETTLING</sub> depends on power supply voltage and analog output load.



# DAC conversion



# Conversion timing

- t<sub>SETTLING</sub> is given in the table. Value higher when many bits change
- With changes of 1LSB, update rates of 1MS/s are possible

Table 87. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
	Settling time (full scale: for a 10-bit input code transition					-
t <sub>SETTLING</sub> <sup>(4)</sup>	between the lowest and the highest input codes when	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
	DAC_OUT reaches final value ±4LSB					
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
	Max frequency for a correct					
Update rate <sup>(2)</sup>	DAC_OUT change when small variation in the input	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
	code (from code i to i+1LSB)					

# Some DAC characteristics




### Current consumption, offset error are examples of important characteristics

Table 87. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
	DAC DC VDDA current	-	280	380	μΑ	With no load, middle code (0x800) on the inputs
I <sub>DDA</sub> <sup>(4)</sup>	consumption in quiescent mode <sup>(3)</sup>	-	475	625	μA	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
DNL <sup>(4)</sup>	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL <sup>(4)</sup>	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	m∨	Given for the DAC in 12-bit configuration
Offset <sup>(4)</sup>	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V <sub>REF+</sub> = 3.6 V
	(0x800) and the ideal value = V <sub>REF+</sub> /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V <sub>REF+</sub> = 3.6 V

# **DAC** Registers





- Once the DAC channelx is enabled, the corresponding GPIO pin (PA4 or PA5) is automatically connected to the analog converter output (DAC OUTx)
- In order to avoid parasitic consumption, the PA4 or PA5 pin should first be configured to analog (AIN)

# **DAC** Registers



#### Table 76. DAC register map

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	80	7	9	2	4	3	2	1	0
0x00	DAC_CR	Doggood	Neselved	<b>DMAUDRIE2</b>	DMAEN2	M	AMP	2[3	:0]		WAVE TSEL2[2:0]				TEN2	BOFF2	EN2		Keserved	DMAUDRIE1	DMAEN1	MAMP1[3:0]					AVE 2:0]	TS	BEL1 :0]	1[2	TEN1	BOFF1	EN1
0x04	DAC_ SWTRIGR		SWTRIG software trigger DAC1/2 1 → SW trigger enabled									Re	serv	ved										HR ed k					SWTRIG2	SWTRIG1			
0x08	DAC_		Reserved																			Г	)AC	C1D	HRI	11:0	11						

#### **Command Register**

EN (Enable) 1→ DAC enabled

BOFF (Buffer Off) 1 → output buffer disabled, 0 → output buffer enabled

TEN (Trigger enable) DAC Channel trigger  $0 \rightarrow$  disabled,  $1 \rightarrow$  enabled,

TSEL (Select ext trigger, TEN must be 1) 111 → select Swtrigger

WAVE sel wave generator keep at 00 → Wave generation disabled

MAMP select mask/amplitude in waveform generation keep at 000 if no wavegeneration

DMAEN, DMAUDRIE Keep at 0. not relevant for this class

# Using the DAC



### Steps needed to get DAC running

- Address of register: DAC Base Address + Register Offset
  - DAC range is <0x4000 7400 0x4000 77FF>
- Choosing a DAC
  - Choose the DAC you want to use
  - Configure port pin(s) accordingly. Do you need the output buffer?
- Setting some parameters (conversion mode, clocking, ...)
  - Decide how to clock the DAC. Set trigger source
    - ► Set up sources to trigger conversion start
    - Or CPU to control the conversion
- Starting the DAC, CPU mode
  - Switch on the DAC, write the data in the data register.
  - Wait (the time interval you want)
  - Write the next sample

# Using the DAC (example in assembler)



```
; Configuration
init dac
        ; Clock configuration
        LDR R6, =REG RCC AHB1ENR
        LDR R7, =0x1 ; Enable GPIOA clock
        BL set sfr
        LDR R6, =REG RCC APB1ENR
        LDR R7, =0x20000000
                              ; Enable DAC clock
        BL set sfr
        ; Analog pin configuration (PA.4)
        LDR R6, =REG GPIOA MODER
        LDR R7, =0x300
        BL set sfr
        ; DAC configuration
        LDR R6, =REG DAC CR
        LDR R7, =0x1
                            : Enable ch. 1
        BL set sfr
        LDR R6, =REG DAC DHR8R1
        LDR R7, =0x0 ; Set initial value (=0)
        BL set sfr
```

```
; Starting conversion
```

```
LDR R6, =REG_DAC_DHR8R1

LDR R0, [R6]

LDR R1, =0xff

BICS R0, R0, R1 ; Clear bits

STR R0, [R6]

BL set sfr ; Set value in R7
```

# Conclusions



- ADC/DAC used to interface the analog and digital world
  - Applications such as instrumentation, audio, control
- Rate at which data is converted and number of bits used are important parameters
- Devices introduce errors that affect results of conversion
- STM32F429 provides ADC and DAC with several features
  - Those features and the way to use them are found in the datasheet and reference manual
- ADC and DAC have analog and digital parts
  - They are known as mixed-signal devices

# **Applications**



- Full of ADCs and DACs (DACs and CADs) (dogs and cats)
- When you have forgotten everything about ADCs and DACs


Just remember the music

Mute ON?
Or shall I undersample?

DACS are useful.

Dogs as well.

Yeah! Yeaaaaaaaaah!



Sources: http://www.recordproduction.com/multimedia.htm http://rayhiltz.com/wp-content/uploads/2011/07/69-Drunk-Karaoke-Cats-568x384.jpg

# References



#### References

Documents used in this lesson

- [1] STM32F42xxx Datasheet
- [2] STM32F42xxx Reference manual (RM0090)
- [3] AN3116 "STM32™'s ADC modes and their applications"
- [4] http://www.maximintegrated.com/en/app-notes/index.mvp/id/641
- [5] Atmel AVR127: Understanding ADC Parameters