

Microcontroller Basics


Computer Engineering 2

Motivation





2

Connecting a CPU to the Outside World



von Neumann Architecture





Agenda



- Microcontroller
- System Bus
- Digital Logic Basics
- Synchronous Bus
- Control and Status Registers
- Address Decoding
- Slow Slaves (Peripherals)
- Bus Hierarchies
- Accessing Control Registers in C
- Conclusions

Learning Objectives




At the end of this lesson you will be able

- to enumerate the signal groups of a system bus
- to distinguish between 'synchronous' and 'asynchronous' bus timing
- to know what the term 'tri-state' means
- to interpret simple bus timing diagrams
- to describe the concept of a bus and how data is transferred on a bus
- to describe the function and purpose of control and status registers
- to explain the terms 'full address decoding' and 'partial address decoding'
- to access control registers from C
- to explain the meaning of the qualifier 'volatile' in C
- to analyze address decoding logic and to derive the applicable addresses or address ranges
- to derive an address decoding logic for a given address (range)
- to explain the function of wait states

Microcontroller





Microcontroller




Embedded Systems















CT Board with STM32 Microcontroller










8

STM32 microcontroller



System Bus

- Interconnects CPU with memory and peripherals
- CPU acts as master ¹⁾
 - Initiating and controlling all transfers
- Peripherals and memory act as slaves
 - Responding to requests



Etymology
Bus from Latin omnibus, i.e. "for all"

1) multi-master systems are not covered here



Bus Specification

Protocol and operations

Timing

- Frequency
- Setup and hold times

Signals

- Number of signals
- Signal descriptions

Electrical properties 1)

- Drive strength
- Load


Mechanical requirements 1)



Signal Groups

- Address lines
 - Unidirectional: From master to slave
 - Number of lines → size of address space
- Data lines
 - 8, 16, 32 or 64 parallel lines of data
 - bidirectional (read/write)
- Control signals
 - Control read/write direction
 - Provide timing information

Cortex-M 32 address lines → 2³² = 4 Giga addresses 0×0000'0000 - 0×FFFF'FFF






Bus Timing Options

- Synchronous
 - Master and slaves use a common clock¹⁾
 - Clock edges control bus transfer on both sides
 - Used by most on-chip busses
 - Off-chip: DDR and synchronous RAM

CLK slave

Asynchronous

- Slaves have no access to the clock of the master
- Control signals carry timing information to allow synchronization
- Widely used for low data-rate off-chip memories
 - → parallel flash memories and asynchronous RAM



¹⁾ Often this is a dedicated clock signal from master to slave but the clock can also be encoded in a data signal



Multiple Devices Driving the Same Data Line

- What if one device drives a logic '1' (Vcc) and the other a logic '0' (Gnd)?
 - Electrical short circuit → bus contention (dt. "Streitigkeit")




Figure only shows the output paths. Input paths are omitted.


- CPU defines who drives the data bus at which moment in time
 - Write CPU drives bus all slave drivers disconnected
 - Read CPU driver disconnected single slave drives bus selected through values on address lines other slave drivers disconnected


But, how can a driver be disconnected electrically?





CMOS¹⁾ Inverter

- Complementary switches (transistors)
 - p-type and n-type have opposite open-close behavior













CMOS Inverter

Complementary switches (transistors)






A buffer is built by connecting two inverters in series




CMOS Tri-State Inverter




ENABLE	OUT
'1'	! IN
'0'	'Z'

'Z' = high impedance






CMOS Tri-State Inverter - Implementation




ENABLE	OUT
'1'	! IN
'0'	'Z'





Timing Diagrams: Notations



Signal S1 changing from '0' to '1' (rising edge) and back from '1' to '0' (falling edge)

Signal S2 changing from '0' to high-impedance ('Z', tri-state) and then to '1'

Group G of 4 signals changing

- 1. from an unknown value to 0x4 i.e. G[3] = '0', G[2] = '1', G[1] = '0', G[0] = '0'
- 2. from 0x4 to 0xB
- 3. from 0xB to all signals high-impedance ('Z', tri-state)
- 4. from high-impedance back to 0x4



Example Uses External Bus from ST Microelectronics

- Reason: Internal workings of the system bus are not disclosed by STM
- Signal names, bus protocol and timing based on external synchronous STM32F429xx mode instead
 - For details see
 - ► Chapter 37, Flexible memory controller (FMC) in ST Reference Manual RM0090
 - ► Datasheet STM32F429xx
 Figure 60 Synchronous non-multiplexed NOR/PSRAM read timings
 Figure 61 Synchronous non-multiplexed PSRAM write timings

Naming Convention

Letter 'N' prefix in signal name (Nxxx) means active-low signal

- E.g. NOE means 'NOT OUTPUT ENABLE'

NOE = '0' → output enabled

NOE = '1' → output disabled



Block Diagram

- Address lines A[31:0]
- Data lines D[31:0]
- Control
 - CLK

- NE **Not Enable**

indicates start and end


of cycle, active-low

- NWE **Not Write Enable**

active-low


- NOE **Not Output Enable**

(read), active-low





Timing Diagram




sample data in slave



memory view after write access

Timing Diagram






23


Timing Diagram

Note: The given timing is based on many design decisions by ST







Bus Access Size



→ NBL (Not Byte Line) signals indicate valid bytes. See examples.






⁻ Exact position of falling edge on NBL varies with chip version

⁻ Value on unused data lines are unknown, figures show assumptions



Hardware Slave (Peripheral)

Figure only shows lower 4 data bits





Control Bits


- Allow CPU to configure slave
- CPU (software) writes to register bit
- Slave hardware uses output of register bit
- Usually read/write

Status Bits

- Allow CPU to monitor a slave
- Slave writes status into register bit
- CPU (software) reads register bit
- Usually read-only

Same register may contain control and status bits

Control/status register on example bus




control bits 0 and 1 / status bits 2 and 3

Examples	
Status	Switch, "Data byte received on serial interface"
Control	LED, "enable interface"



Control and Status Registers on CT Board

Chip-internal and external registers



- ST peripherals e.g. Timers, ADC, UART, SPI, ...
- CT board I/O LEDs, dip switches, LCD, ...
- ARM Cortex-M NVIC, ...



system (boot)

ST Registers



RM0090 Reference manual

STM32F405xx/07xx, STM32F415xx/17xx, STM32F42xxx and STM32F43xxx advanced ARM-based 32-bit MCUs

2.3 Memory map

See the datasheet corresponding to your device for a comprehensive diagram of the memory map. *Table 2* gives the boundary addresses of the peripherals available in all STM32F4xx devices.

Table 2. STM32F4xx register boundary addresses

Boundary address	Peripheral	Bus	Register map	
0xA000 0000 - 0xA000 0FFF	FSMC control register (STM32F405xx/07xx and STM32F415xx/17xx)/ FMC control register (STM32F42xxx and STM32F43xxx)	AHB3	Section 36.6.9: FSMC register map on page 1573 Section 37.8: FMC register map on page 1653	
0x5006 0800 - 0x5006 0BFF	RNG	AHB2	Section 24.4.4: RNG register map on page 752]
0x5006 0400 - 0x5006 07FF	HASH		Section 25.4.9: HASH register map on page 776]
0x5006 0000 - 0x5006 03FF	CRYP		Section 23.6.13: CRYP register map on page 745	1
0x5005 0000 - 0x5005 03FF	DCMI		Section 15.8.12: DCMI register map on page 473	1
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 34.16.6: OTG_FS register map on page 1303	

see chapter 2.3 of reference manual, page 64ff

0x2000'0000 on-chip **RAM** 0x3FFF'FFFF 0x4000'0000 ST 0x5FFF'FFFF peripherals 0x6000'0000 CT board I/O 0x7FFF'FFFF 0x8000'0000 0x9FFF'FFFF 0xA000'0000 external memory 0xBFFF'FFFF 0xC000'0000 OxDFFF'FFFF 0xE000'0000 Cortex-M peripherals Oxffff' ffff

0x0000'0000

0x1FFF'FFFF

only part of table shown



- How Does a Slave Know, That It Is the Target of an Access?
 - Answer: Address decoding

Address Decoding

- Interpretation of address line values
 - See whether bus access targets a particular address or address range
- Example with 3 address lines
 - Select equal '1' indicates that the CPU wants to access address 0x5





Full Address Decoding

- All address lines are decoded (checked)
- A control register can be accessed at <u>exactly</u> one location
- 1:1 mapping
 - A unique address maps to a single hardware register (physical memory location)

Partial Address Decoding


- Only a sub-set of the address lines is decoded
- Detects an address <u>range</u> or a set of addresses
- n: 1 mapping
 - n unique addresses map to the same hardware register (physical memory location)
- Motivation
 - Simpler decoding
 - Aliasing: Map a hardware register to several addresses



Example for 32-bit address space of Cortex-M

Full Address Decoding


all addresses from A31 to A0



- select is active for <u>exactly one</u> address
- E.g. at 0x4000 '8234

Partial Address Decoding


only addresses from A31 to A8




- select is active for any address within a given <u>range</u> (e.g. ignoring some lower address lines)
- E.g. from 0x4000'8200 to 0x4000'82FF $\rightarrow 0x4000'82xx$




Full Address Decoding



Partial Address Decoding






address values are examples

Slow Slaves (Peripherals)



- **Problem: Individual Slave Access Times**
 - If slowest slave defines bus cycle time
 - Reduced bus performance
 - How can we get an individual bus cycle time for each slave?




ZHAW, Computer Engineering 28.08.2020

Slow Slaves (Peripherals)



Introduce Individual Wait States for Slow Slaves

Wait states are inserted depending on the address of an access




Slow Slaves (Peripherals)




Two Possibilities

- 1. Individual wait states can be programmed at a bus interface unit
 - Depending on the address of the bus cycle



- 2. Slave tells bus interface unit when it is ready
 - Well suited for slaves with long or variable access times



Ready signal indicates when the slave is ready to provide the data


Bus Hierarchies



Simplified Model STM32F429ZI


On-chip system bus
 32 data lines, 32 address lines and control signals

Off-chip external bus
 16 data lines, 26 address lines and control signals



Bus Hierarchies

Real-world Systems Are Partitioned into Multiple Busses







Hardware View

- Signals
- Timing
- Address decoding
- Wait states
- Control and status registers

Software View

Accessing control and status registers in C



Situation

Compiler may remove statements that have no effect from the compiler's point of view

```
uint32_t ui;

void ex_func(void)
{
    ui = 0xAAAAAAA;
    ui = 0xBBBBBBB;
    while (ui == 0) {
        ...
    }
}
Optimizing compiler will
remove these statements as
they seem to have no effect
```

- Accesses to control registers (read/write) are memory accesses
- If writing has a side effect on the hardware and/or if reading may result in a different value than
 was set before in the code, the program will not behave as intended.



Solution

Use qualifier volatile in variable declaration

```
volatile uint32_t ui;

void ex_func(void)
{
    ui = 0xAAAAAAA;
    ui = 0xBBBBBBB;
    while (ui == 0) {
        ...
    }
}
statements will not be removed by compiler
```


- Tell compiler that variable may change outside the control of the compiler
 - E.g. by hardware or by an interrupt handler
- The compiler cannot make any assumption on the value
 - Needs to execute all read/write accesses as programmed
 - Prevents compiler optimizations



Access through Pointers

E.g. writing to and reading from CT Board I/O

```
// a pointer called p reg pointing to
// a volatile uint32 t
volatile uint32 t *p reg;
                       cast 'unsigned integer' to
                       'pointer to volatile uint32 t'
  set LEDs
p reg = (volatile uint32 t *) (0x60000100);
*p reg = 0xAA55AA55;
                          write 0xAA55 'AA55 to LEDs
// wait for dip switches to be non-zero
p reg = (volatile uint32 t *) (0x60000200);
while ( *p reg == 0 ) {
                          read dip-switches
```





■ Using Preprocessor Macros → #define

```
#define LED31_0_REG (*((volatile uint32_t *)(0x60000100)))
#define BUTTON_REG (*((volatile uint32_t *)(0x60000210)))

// Write LED register to 0xBBCC'DDEE
LED31_0_REG = 0xBBCCDDEE;

// Read button register to aux_var
aux_var = BUTTON_REG;
```

Conclusions



■ Microcontrollers → Embedded Systems

Low cost, real time, low power, extreme environments

System Bus

- Address, data and control lines
- Synchronous or asynchronous
- CPU (master) reads from or writes to slave
- Timing sequences
- Wait states

Address Decoding

- Who is the CPU talking to?
- Full vs. partial address decoding

Accessing Control Registers in C

- Qualifier volatile
- Use of pointers for memory accesses