

Data Transfer Instructions


Computer Engineering 1

CT Team: A. Gieriet, J. Gruber, B. Koch, M. Loeser, M. Meli, M. Rosenthal, M. Ostertag, A. Rüst, J. Scheier, T. Welti

Motivation



How do I "move" data?



• CPU → CPU

memory/IO → CPU

CPU

→ memory/IO

register to register

load from memory/IO

store to memory/IO

Agenda



- Data Transfers
- Register to Register
- Loading Literals
- Loading Data
- Storing Data
- Loading/Storing Multiple Registers
- The C Perspective
 - Arrays
 - Pointers

For information on individual instructions covered in these slides: See also Quick Reference Card for Thumb 16-bit Instruction Set

Learning Objectives



At the end of this lesson you will be able

- to enumerate the 4 transfer types of the Cortex-M0
- to read a Cortex-M0 assembly program with data transfer instructions
- to write assembly programs with the major Cortex-M0 data transfer instructions
- to encode and decode data transfer instructions to/from binary machine code
- to apply the EQU assembler directive
- to explain the concept of a 'literal pool' and to apply the 'LDR Rd, =literal' pseudo instruction
- to understand PC relative and indirect addressing (including offsets)
- to explain how arrays are stored in memory and how array elements can be accessed
- to understand how a compiler translates array accesses in a C-program to assembly
- to explain how a C-compiler implements pointers and address operators in assembly language

Data Transfers



Load/Store Architecture (ARM Cortex-M)

- Memory accessed only with load/store operations
- Usual steps for data processing
 - Load operands from memory to register
 - Execute operation → result in register
 - Store result from register to memory


Register Memory Architecture e.g. Intel x86

- One of the operands can be located in memory
- Result can be directly written to memory

Data Transfers




Transfer Types



Data Transfers



Transfer Types (continued)





Register to Register




MOV / MOVS (register)

- Copy register value to other register
- MOV → low and high registers
- MOVS → only low registers
 S = update of flags ³⁾







- Instruction group "special data processing" see table in lecture 2
- 2) Instruction group "shift by immediate, move register" see table in lecture 2
- 3) 'S' stands for status register

Register to Register



Examples MOV / MOVS

Copy value of register Rm to Rd

```
- MOV <Rd>, <Rm> high and low registers allowed
```

- MOVS <Rd>, <Rm> restricted to low registers


```
address
        opcode
                 instruction
                                  comment
00000002 4621
                        R1,R4
                 MOV
                                   ; low reg to low reg
                        R1,R8
00000004 4641
                 MOV
                                   ; high reg to low reg
00000006 4688
                        R8,R1
                 MOV
                                   ; low reg to high reg
                        R8,R9
                                   ; high reg to high reg
00000008 46C8
                 MOV
0000000A 0021
                        R1,R4
                 MOVS
                                   ; low reg to low reg
                 ; MOVS
                         R1,R8
                                   ; not possible: high reg
                 ; MOVS
                         R8,R1
                                   ; not possible: high reg
                 :MOVS
                         R8,R9
                                   ; not possible: high reg
```


10



MOVS (immediate data)

- Copy immediate 8-bit value (literal) to register (only low registers)
- 8-bit literal is part of opcode (imm8)
- Register-bits 31 to 8 set to 0








EQU - Assembler Directive

- Symbolic definition of literals and constants
- Comparable to #define in C

Example: MOVS with symbolic definition of literal





Example MOVS (immediate data)


Immediate 8-bit → 0 to 255d


MY_CONST8	EQU	·	assembler directive does not generate opcode
0000000C 21FF 0000000E 240C 00000010 27CD	MOVS MOVS MOVS	R4,#12 ;	<pre>immediate hex to low reg immediate dec to low reg literal with symbolic name</pre>
	; MOVS ; MOVS	R8,#MY_CONST8 R1,#0x100	high reg not possible immediate out of range



Load - LDR (literal)

- Indirect access relative to PC ¹⁾
- PC offset <imm>
- If PC not word-aligned
 - align on next upper word-address







09.10.2019

Example LDR (literal)

- Offset in bytes vs. imm8 in words → <imm> = imm8:00 ¹⁾
 - Line1: assembler converts $< imm > 0 \times 08$ to $imm8 = 0 \times 02$
- Literals on lines 7 and 8
- PC

14

- points to following instruction
- if not word-aligned → align on next upper word-address

```
00000014 4902
                                     R1, [PC, #0x08]
                    ldr lit LDR
                                                      ; hex offset
00000016 4A03
                                     R2, [PC, #12]
                             LDR
                                                      : dec offset
00000018 4B01
                             LDR
                                     R3, myLit~
0000001A 4C01
                                     R4, myLit
                             LDR
000001C 4D00
                             LDR
                                     R5, myLit
                                                     Pseudo instruction:
0000001E E003
                                                     Assembler converts to
                                      ldr lit2
                             В
                                                    LDR R3, [PC, #0x04]
                                      0 \times 12345678
00000020 12345678 myLit
                             DCD
00000024 9ABCDEF0
                             DCD
                                      0x9ABCDEF0
```

¹⁾ offset = imm8 << 2 i.e. imm8 * 4



Examples LDR (literal)

same code as previous slide

Which values are being loaded into registers R1 to R5?

```
00000014 4902
                      ldr lit LDR
                                         R1, [PC, #0x08]
                                                           ; hex offset
00000016 4A03
                                         R2, [PC, #12]
                                                           ; dec offset
                                LDR
00000018 4B01
                                LDR
                                         R3, myLit~
0000001A 4C01
                                         R4, myLit
                                LDR
                                                         Use a symbol: Let assembler
                                                         do the calculation
0000001C 4D00
                                         R5, myLit
                                LDR
0000001E E003
                                         ldr lit2~
                                В
                                                                Branch prevents inter-
                                         0x12345678
00000020 12345678 myLit
                                DCD
                                                                pretation of literals
                                                                as instructions
00000024 9ABCDEF0
                                DCD
                                         0 \times 9 \text{ABCDEF} 0
```

```
Line 1
PC = 0x00000016 --> word_aligned 0x00000018
Load literal from 0x00000018 + 0x08 = 0x00000020
R1 = 0x12345678
```

```
Line 2
PC = 0x00000018 --> word_aligned 0x00000018
Load literal from 0x00000018 + 12d = 0x00000024
R2 = 0x9ABCDEF0
```


¹⁾ Word alignment of PC causes the same offset in lines 3 and 4, although they are accessing the same literal



Pseudo Instruction

LDR Rd,=literal

- Assembler
 - creates 'literal pool' at convenient code location
 - allocates and initializes memory in 'literal pool' → DCD
 - uses LDR (literal) instruction and calculates offset ¹⁾




¹⁾ on M3/M4 the assembler may use a MOV instruction with an immediate value instead



Pseudo Instruction Examples

Warning: difference between lines 7 and 8





Pseudo Instruction Examples

R5, mylita → LDR R5, [PC, #...] LDR

The value 0xFF001122 at label mylita is loaded into R5

 $R5,=0x20003000 \rightarrow LDR R5,[PC,#...]$ LDR

Space is allocated in literal pool. The value 0x20003000 is stored into this location and loaded into R5 from there.

R5,=CONST A \rightarrow LDR R5, [PC,#...] LDR

Space is allocated in literal pool. The value 0x000000AA, defined through EQU, is stored into this location and loaded into R5 from there.

LDR R5,=mylita $\rightarrow LDR R5,[PC,\#...]$

Space is allocated in literal pool. The address of mylita is stored into this location and loaded into R5 from there.

CONST A 0x00000AA EOU AREA example, CODE, ... Start whereever mylita DCD 0xFF001122 Literal pool will be created here

⁼ sign tells the compiler to allocate and initialize space in literal pool. → Programmer does not have to type DCD lines.



C Example

C-Code

```
static uint32_t g;

void lit_example(void) {
    uint32_t a;
    uint32_t b;
    const uint32_t c = 0x04;
    uint32_t *p;

a = 0x05;
    b = 0xABCDEF12; 1)
    p = &g;
    ....
}
```



09.10.2019

C Example

4904 \rightarrow LDR R1, [PC, #0x10] 4a04 \rightarrow LDR R2, [PC, #0x10]

C-Code

20

```
static uint32_t g;

void lit_example(void) {
    uint32_t a;
    uint32_t b;
    const uint32_t c = 0x04;
    uint32_t *p;

a = 0x05;
    b = 0xABCDEF12; 1)
    p = &g;
    ...
```

Assembly

```
AREA MyCode, CODE, ...
000002
        2304
                       MOVS
                              R3,#4
                              R0,#5
000004
        2005
                       MOVS
000006
       4904
                              R1,lit1
                       LDR
800000
        4a04
                              R2, adr g<sup>2)</sup>
                       LDR
                        . . .
               lit1
000018
                       DCD
                              0xabcdef12
                              q 3)
00001C
               adr q
                       DCD
               AREA MyData, DATA, ...
                              0 \times 00000000
                       DCD
```

Compiler assigns

variables to registers b → R1

 $a \rightarrow R0$

 $p \rightarrow R2$

 $c \rightarrow R3$

¹⁾ Compiler translates b = 0xABCDEF12; to LDR R1,lit1
Assembler then translates LDR R1,lit1 to LDR R1,[PC,#0x10]

²⁾ loads the address of g


³⁾ DCD stores the address of g (not the content of g)
Compiler does not use the pseudo-instruction LDR R2,=g, which would mean the same.



■ LDR (immediate offset) – imm5 = 0¹⁾

- Indirect addressing → […]
 - Rn → memory address
- Only low registers









LDR (immediate offset) – general

- Indirect addressing
 - Immediate offset <imm>
 - Offset range 0 124d (0x7C) ¹⁾
- Only low registers









LDR (register offset)

- Indirect addressing with offset register
 - offset = unsigned
- Only low registers







Examples

Content of R4, R5, R6 after execution?

```
AREA my_data, DATA, READWRITE

000000000 11223344 my_array DCD 0x11223344

00000004 55667788 DCD 0x55667788

00000008 99AABBCC DCD 0x99AABBCC
```

```
AREA
                         myCode, CODE, READONLY
                                                     Not content of my array,
                                                     but address of my_array
                  ; load base and offset registers
                         R1,=my array ; load address of array
0000007C 4906
                  LDR
                         R3,=0x08
0000007E 4B07
                  LDR
                  ; indirect addressing
00000080 680C
                  LDR
                         R4,[R1]
                                 ; base R1
                         R5, [R1, \#0x04]; base R1, immediate offset
00000082 684D
                  LDR
00000084 58CE
                         R6, [R1,R3]; base R1, offset R3
                  LDR
```



LDRB (register/immediate offset)

- Load Register Byte
- Register bits 31 to 8 set to zero

LDRH (register/immediate offset)

- Load Register Half-word
- Register bits 31 to 16 set to zero

```
LDRB <Rt>, [<Rn>, #<imm>]
15 0
0 1 1 1 1 imm5 Rn Rt
<imm> = imm5
Rt = Byte[@(Rn+<imm>)]
```

```
LDRB <Rt>, [<Rn>, <Rm>]

15

0

0 1 0 1 1 1 0 Rm Rn Rt

Rt = Byte [@ (Rn+Rm)]
```

```
LDRH <Rt>, [<Rn>, <Rm>]
15
0
0 1 0 1 1 0 1 Rm Rn Rt

Rt = Hw[@(Rn+Rm)]
```



LDRSB

- Load Register Signed Byte
- Sign extend
 - Register bits 31 to 8 set or reset depending on bit 7

LDRSH

- Load Register Signed Half-word
- Sign extend
 - Register bits 31 to 16 set or reset depending on bit 15


Sign Extension


See slides on casting



STR (immediate offset)

- Indirect addressing with immediate offset
 - Offset range 0 124d (0x7C) ¹⁾
- Only low registers









STR (register offset)

- Indirect addressing with offset register
 - Offset register → index
- Only low registers







Example

data_arra	ay	AREA SPACE	progData2, DATA, 256	READWRITE	
000000A4		LDR	R1,=CONST_C		
000000 A 6	4A05	LDR	R2,=CONST_D	store CONS	ST_C in memory at
8 A 000000	4B05	LDR	R3,=CONST_E	address of	data_array
000000AA	4F 06	LDR	R7,=data_array		
000000AC	4E 06	LDR	R6,=0x08		
000000AE	6039	STR	R1,[R7]	store CONS	ST_D in memory at
000000B0	607A	STR	R2, [R7, #0x04]	address of	data_array + 0x04
000000B2	51BB	STR	R3, [R7, R6]		
000000B4	E00A	В	ldm_ex	store CONS	ST E in memory at
000000В6	0000	ALIGN	4		data_array + 0x08
000000B8	cccccc			addic33 of	data_array + 0x00
000000BC	DDDDDDDD				
00000C0	EEEEEEE				
000000C4	00000000		otorogo opogo in literal r	and for address	of data arroy
000000C8	8000000		storage space in literal p	Door for address (or data_array



STRB (immediate/register offset)

- Store Register Byte
- Low 8 bits of register stored

STRH (immediate/register offset)

- Store Register Half-word
- Low 15 bits of register stored

```
STRB <Rt>, [<Rn>, <Rm>]

15

0

0 1 0 1 0 1 0 Rm Rn Rt

Byte [@ (Rn+Rm)] = Rt (7:0)
```

```
STRH <Rt>, [<Rn>, #<imm>]

15

10000 imm5 Rn Rt

<imm> = imm5:0

Hw[@(Rn+<imm>] = Rt(15:0)
```

```
STRH <Rt>, [<Rn>, <Rm>]
15
0
0 1 0 1 0 0 1 Rm Rn Rt

Hw[@(Rn+Rm)] = Rt(15:0)
```

Summary Data Transfer



MOVS <rd>, <rm></rm></rd>	Register to register	
MOVS <rd>, #<imm8></imm8></rd>	Loading literals	8-bit literal
LDR <rt>, [PC, #<imm>]</imm></rt>		32-bit literal, PC-relative
LDR <rt>, [<rn>, #<imm>] also LDRB and LDRH</imm></rn></rt>	Loading data	Register indirect with immediate offset
LDR <rt>, [<rn>, <rm>] also LDRB, LDRH, LDRSB and LDRSH</rm></rn></rt>		Register indirect with register offset
STR <rt>, [<rn>, #<imm>] also STRB and STRH</imm></rn></rt>	Storing data	Register indirect with immediate offset
STR <rt>, [<rn>, <rm>] also STRB and STRH</rm></rn></rt>		Register indirect with register offset

Loading/Storing Multiple Registers



LDM 1)

For information only

- Load Multiple Registers
- Rn: Base address

1) LDMIA (Load Multiple Increment After) and LDFM (Load Multiple from Full Descending stacks) are aliases for LDM

```
LDM <Rn>!,<registers>
LDM <Rn>,<registers>
15
11001 Rn reg_list

Registers in reg_list
are loaded from memory
starting at address in Rn
```

```
000000CC 4A06
                                    R2,=1dm const
                            LDR
000000CE CAE6
                            LDM
                                    R2, {R1,R2,R5-R7}
00000D0 E00C
                                    1dm ex2
000000D2 0000
                                                        = 0xAAAA'AAAA
000000D4 AAAAAAA ldm const
                                                        = 0xBBBB'BBBB
                            DCD
                                    0 \times AAAAAAA
                                                        = 0 \times CCCC' CCCC
00000D8 BBBBBBB
                                    0xBBBBBBBB
                            DCD
                                                        = 0 \times DDDD'DDDD
00000DC CCCCCCC
                            DCD
                                    0xCCCCCCC
                                                         = 0 \times EEEE ' EEEE
00000E0 DDDDDDD
                                    0xDDDDDDDD
                            DCD
                                    0xEEEEEEE
000000E4 EEEEEEEE
                            DCD
00000E8 0000000
```

Loading/Storing Multiple Registers




■ STM ¹⁾

For information only

- Store Multiple Registers
- Rn: Base address

1) STMIA (Store Multiple Increment After) and STMEA (Store Empty Ascending) are aliases for LDM



```
AREA
                               progData2, DATA, READWRITE
                      SPACE
                               256
data array
000000CE 4C01
                                       R4, =data array
                               LDR
                                       R4!, {R1,R2,R5-R7}
000000D0 C4E6
                               STM
000000D2 E001
                                       stm cont
                               В
00000D4 00000000
                                                    R1 -> @data array
                                                    R2 -> @data array + 0x04
                                                    R5 \rightarrow @data array + 0x08
                                                    R6 \rightarrow @data array + 0x0C
                                                    R7 \rightarrow \text{@data array} + 0x10
```



Array of Bytes

C-code



assembly

byte_array	
DCB	0xAA,0xBB,0xCC,0xDD
DCB	0xEE,0xFF

address index 0x2001'0000 0xAA 0 0x2001'0001 0xBB 1 0x2001'0002 0xCC 2 0x2001'0003 0xDD 3 0x2001'0004 0xEE 4 0x2001'0005 0xFF 5

assuming that byte_array starts at 0x2001'0000




Array of Half-words

C-code



assembly

```
halfword_array
DCW 0x0011,0x2233
DCW 0x4455,0x6677
DCW 0x8899,0xAABB
```



assuming that halfword_array starts at 0x2001'0000




Array of Words

C-code



assembly

word_array	DCD	0xFFEEDDCC
_	DCD	0xBBAA9988
	DCD	0x77665544
	DCD	0x33221100




assuming that word_array starts at 0x2001'0000



Accessing array elements

element address = base address + element size • index



element sizes in bytes

- word 4

- half-word 2

- byte 1



Example: array access

C-Code

- Load value to be stored into R0
- Load base address from label below 1)
- Store R0 to base address plus offset

Assembly

```
AREA MyData, DATA, READWRITE
byte array DCB 0xaa,0xbb
            DCB 0xcc, 0xdd
            DCB 0xee, 0xff
AREA MyCode, CODE, READONLY
access byte array
                    r0,#0x12
            MOVS
            LDR
                    r1,adr b
                    r0,[r1,#3]
            STRB
adr b
            DCD
                    byte array
```



Array access (word)

C-Code

- 1 Load literal from label → R0
- 2 Load base address from label → R1
- 3 Store R0 to base address plus offset offset (0xC) = element size (4) * index (3)

Assembly

```
AREA MyData, DATA, READWRITE
word array
                    0xffeeddcc
            DCD
                    0xbbaa9988
            DCD
            DCD
                    0 \times 77665544
            DCD
                    0x33221100
AREA MyCode, CODE, READONLY
access word array
                    r0,lit 1
            LDR
            LDR
                    r1,adr w
                    r0,[r1,#0xc]
            STR
                    0xaabbccdd
lit 1
            DCD
                    word array
adr w
            DCD
```

The C Perspective: Pointer



Pointer and Address Operator

C-Code

```
void pointer example(void)
    static uint32 t x;
    static uint32 t *xp;
    xp = &x;
    *xp = 0x0C;
```

- 1 Load address of x → R0
- 2 Load address of xp → R1
- 3 Store R0 (i.e. address of x) in xp variable (indirect memory access through R1)
- 4 Load immediate value 0x0C → R0
- 5 Load content of xp → R1 i.e. address of x is now in R1
- 6 Store R0 at address given by R1

Assembly

```
AREA MyData, DATA, READWRITE
                   0 \times 000000000
            DCD
X
            DCD
                   0 \times 00000000
XP
AREA MyCode, CODE, READONLY
pointer example
            LDR
                   r0,adr x
                   r1,adr xp
           LDR
                   r0,[r1,#0]
           STR
                   r0,#0xc
           MOVS
                   r1,[r1,#0]
           LDR
                   r0,[r1,#0]
           STR
adr x
           DCD
                   X
adr xp
            DCD
                   qx
```

The C Perspective: Pointer



Memory Mapped I/O

Write to LEDs on CT Board

C-Code

Assembly

```
LDR r0,led_adr
LDR r1,led_val
STR r1,[r0, #0]

led_val DCD 0x1A2B3C4D
led_adr DCD 0x60000100
```

The local variable p is kept in register r0, not in memory

Conclusion



Data transfers

Register to Register MOV/MOVS (register)

Loading Literals MOVS (immediate data)

LDR(PC-relative/literal-pool)

Loading Data LDR (immediate/register offset)

STR(immediate/register offset)

Addressing Modes

Storing Data

PC Relative [PC, #0x12]

Indirect Addressing [R1], [R2,#0x12], [R5,R6]

Arrays

- Element address = base address + element size index
- Accessed with data transfer instructions

Volatile

Use for accessing memory mapped items