


# Detecting Events – Interrupt Performance

Computer Engineering 2

### **Motivation**



- How do you recognize events?
  - Cyclic queries or interrupt-driven?



## Agenda



- Polling
- Interrupt Driven I/O
- Interrupt Performance
- Interrupt Latency
- Managing Latency
- Interrupt Driven FSM

## Learning Objectives



#### At the end of this lesson you will be able

- to explain the methods "Polling" and "Interrupt Driven I/O"
- to name important factors for the two methods
- to enumerate advantages and disadvantages of the methods
- to evaluate for a given situation whether polling or interrupt driven I/O is appropriate
- to quantify timing aspects for interrupt driven I/O
- to comprehend the term "Interrupt Latency" and name potential sources
- to explain the term 'pre-emption'
- to understand approaches to manage interrupt latency
- to name the components and explain the structure of an interrupt driven FSM


### Firmware Has to Act on Events



5

#### Peripherals Signal Events to Firmware

Something happened that requires servicing in firmware



status registers can be addressed and read by firmware

status register

status register

status register

status register

status register

oxffff' ffff

SPI Serial Peripheral Interface
UART Universal Asynchronous Receiver Transmitter

GPIO General Purpose Input Output ADC Analog-Digital Converter


### **Polling**



### Periodic Query of Status Information

- Synchronous with main program
- Advantages
  - Simple and straightforward
  - Implicit synchronization
  - Deterministic
  - No additional interrupt logic required
- Disadvantages
  - Busy wait → wastes CPU time
  - Reduced throughput
  - Long reaction times
     in case of many I/O devices or if the CPU is working on other tasks

1) to poll → abfragen




### **Polling**



#### Implementation


```
while(1){
    if (spi_is_txe_set()) {
        spi write data(...);
    if (uart_is_rxne set()) {
       uart data = uart read data();
    if (adc_is_eoc()) {
       adc data = adc read data();
       • • •
    . . .
```





8

#### Interrupt System STM32F429I





\* Interrupt service routines



#### Vector Table and ISR


```
void EXTIO IRQHandler(void)
; Vector Table Mapped to Address 0 at Reset
               AREA
                       RESET, DATA, READONLY
                                                                              // clear flag in status register of peripheral
                        Vectors
                EXPORT
                       Vectors End
                       Vectors Size
                                                                              // service interrupt
 Vectors
                        initial sp
                                                  ; Top of Stack
                DCD
                        Reset Handler
                                                  ; Reset Handler
               DCD
                       NMI Handler
                                                  : NMI Handler
                DCD
                        HardFault Handler
                                                  ; Hard Fault Handler
                DCD
                       MemManage Handler
                                                  : MPU Fault Handler
                DCD
                        BusFault Handler
                                                  ; Bus Fault Handler
                       UsageFault Handler
                DCD
                                                  ; Usage Fault Handler
               DCD
                                                  ; Reserved
                DCD
                                                  : Reserved
                                                  ; Reserved
                DCD
                DCD
                       0
                                                  : Reserved
                        SVC Handler
                                                  ; SVCall Handler
                        DebugMon Handler
               DCD
                                                  ; Debug Monitor Handler
               DCD
                                                  ; Reserved
                DCD
                        PendSV Handler
                                                  : PendSV Handler
                        SysTick Handler
                DCD
                                                  ; SysTick Handler
                ; External Interrupts
               DCD
                        WWDG IRQHandler
                                                         ; Window WatchDog
                       PVD IRQHandler
               DCD
                                                         ; PVD through EXTI Line detection
                        TAMP STAMP IRQHandler
                DCD
                                                         ; Tamper and TimeStamps through the EXTI line
               DCD
                        RTC WKUP IRQHandler
                                                         ; RTC Wakeup through the EXTI line
                       FLASH IRQHandler
                DCD
                                                         : FLASH
                        RCC IRQHandler
                DCD
                                                         ; RCC
               DCD
                        EXTIO IRQHandler
                                                         ; EXTI Line0
                        EXTI1 IRQHandler
                DCD
                                                         ; EXTI Line1
               DCD
                        EXTI2 IRQHandler
                                                         ; EXTI Line2
                        EXTI3 IRQHandler
                                                         : EXTI Line3
```






#### NVIC on Cortex-M


Nested Vectored Interrupt Controller







- Interrupt flags in Status Registers (SR) are hardware set and software reset
  - Software has to enable IRQxx line in peripheral




2. Software configures Peripheral and enables IRQxx through bit in the IER

4. NVIC triggers execution of Interrupt Service Routine (ISR) in CPU (based on vector table)



#### Interrupt driven I/O

Extreme case: All processing done in interrupt service routines









### Interrupt frequency



- How often does an interrupt occur
- Varies from source to source, e.g.










### Interrupt service time



- Required time to process an interrupt
  - I.e. execution time of ISR
- Depends on
  - Number of instructions in ISR
  - Required number of clock cycles per instruction → depends on CPU architecture
  - CPU clock frequency
  - Time for switching to and returning from ISR







#### Impact on system performance

Percentage of CPU time used to service interrupts

Example keyboard


$$f_{INT} = 20 \text{ Hz} = 20 \frac{1}{s}$$
  $t_{ISR} = 6 \text{ us}^{-1}$   
Impact = 20 Hz \* 6 us \* 100 % = 0.012 %

Example serial interface with 230'400 Baud





- t<sub>ISR</sub> > "Time between two interrupt events"
  - Some interrupt events will not be serviced (lost)
    - Data will be lost
  - f<sub>INT</sub> as well as t<sub>ISR</sub> may vary over time
    - Average may be ok, but individual interrupt events may still be lost



Caution in case of several interrupt sources

- Interrupts can occur simultaneously
- Computing power required for both ISRs






#### Strive for short ISRs

- Simpler debugging
- Execute only time-critical tasks in ISR
  - Move tasks with relaxed time-constraints to main loop
  - Makes ISR available for other time-critical tasks
  - Often simply feed interrupt to queue; dispatch queue in main loop




#### Interrupt latency definition

- Time between interrupt event and start of servicing by ISR
  - How long does it take until first 'useful' instruction in ISR is executed
- Range
  - From about 50 nanoseconds (ns) up to several milliseconds (ms)
- Relevant in cases where guaranteed service times are required
  - E.g. audio/video streaming





#### Latency influenced by hardware (CPU)




- Different instructions may have different execution times
- Multi-cycle instructions on Cortex-M3/M4
  - Some (e.g. SDIV/UDIV) are abandoned and restarted after ISR
  - Some (e.g. LDM/STM) are interrupted and resumed after ISR



#### Latency influenced by software (code)

- Saving additional registers on stack
- Process ongoing or higher prioritized ISRs
- Masked (disabled) interrupts → CPSID i / CPSIE i
- In case several sources are using the same interrupt line
  - SW has to use polling to know which peripheral requires servicing





#### Required response time for a specific event

- Certain peripherals require fast response (< 1us)</li>
  - Real-time systems, e.g. anti-lock braking system
- Cannot be guaranteed if maximum interrupt latency is too high.


#### • f<sub>INT</sub> too high → Too many interrupts

- No CPU cycles left for data processing
  - System is busy calling ISRs
  - Neither ISR nor main loop can process any data
  - Performance of CPU is used only for latencies / context switching



#### Fast response times – low latency

- Fast CPU
  - High clock rate
  - Low number of clock cycles per instruction
- Extremely short polling loops can be fast
- Pre-emption with appropriate priorities
  - Priority levels programmed in NVIC
  - Real Time OS



source: Techopedia Inc.



#### **Definition - What does** *Pre-Emption* **mean?**

Pre-emption refers to the temporary interruption and suspension of a task, without asking for its cooperation, with the intention to resume that task later. This act is called a context switch and is typically performed by the pre-emptive scheduler, a component in the operating system authorized to pre-empt, or interrupt, and later resume tasks running in the system.




#### Example interrupt priorities

- ISR1 does not pre-empt ISR0
- ISR2 pre-empts ISR0

#### assuming

IRQ0 PL0 = 0x2 medium priority IRQ1 PL1 = 0x3 lowest priority IRQ2 PL2 = 0x1 highest priority





#### Latency consistency


- Some applications can tolerate considerable interrupt latency as long as it is consistent
  - I.e. same amount of latency from one interrupt event to next one
- Example: Measurements with periodic time intervals
  - Path measurements to detect whether an object is being accelerated, e.g. counting of step pulses on an incremental position encoder for a motor
  - Works only with a constant time interval

### Managing Latency



high priority

- High priority interrupts may cause high latencies for lower priority interrupts
  - Example for high priority ISR
    - Interrupt triggers reading of input data
    - Process data
    - Write to output
  - Writing may have to wait for output device to become available
    - E.g. because SPI is still transmitting previous data



ZHAW, Computer Engineering 20.11.2020


## **Managing Latency**



#### Remedy: Move 'waiting loop' to main program

- Use queue (FIFO) for decoupling
- Makes input ISR short and deterministic

#### Example for functions to enter and retrieve data from a queue





## Managing Latency



#### Move non-time-critical work from ISRs to main loop

- Several ISRs write input data into their dedicated queues
- Main loop checks all queues and processes their contents
- May result in many tasks in main loop
  - Not all processing tasks have the same priority
  - Requires scheduling of tasks
  - May require real-time OS in case of many ISRs






### Interrupt Driven FSM



#### Events Trigger Interrupts

- Several Interrupt Service Routines (ISR) enter events into queue
- FSM in main loop reads events from queue



### Conclusions




#### ■ Detection of Events → Polling vs. Interrupt Driven I/O

#### Interrupt Performance

- Interrupt frequency f<sub>INT</sub>
- Interrupt service time t<sub>ISR</sub>
- Impact = f<sub>INT</sub> \* t<sub>ISR</sub> \* 100%






#### Interrupt Latency

- How fast does an application require a response?
- Pre-emption: High priority interrupts may cause high latencies for lower priority interrupt
- Move 'waiting loops' and non-time-critical work from ISR to main loop

### Interrupt Driven FSM

- Interrupt Service Routines (ISR) enter events into queue
- FSM in main loop reads events from queue



### Literature



#### Interrupts In General

- "The Art of Assembly Language Programming"
  - by Randall Hyde, Chapter 17
- "Fundamentals of Embedded Software with the ARM Cortex-M3"
  - by Daniel W. Lewis, Chapter 9

#### Interrupt Latency

- http://www.segger.com/interrupt-latency.html
- http://www.ganssle.com/articles/interruptlatency.htm