

Combinational and Sequential Logic

Computer Engineering 1


CT Team: A. Gieriet, J. Gruber, R. Gübeli, M. Meli, M. Rosenthal, A. Rüst, J. Scheier, M. Thaler

2

Motivation



Arithmetical and Logical Unit (ALU)



1 - Bit Full Adder (FA)

08.09.2016


Motivation



Example:

 16-bit Processor built from transistors





http://www.megaprocessor.com

08.09.2016

Motivation



Combinational Logic

Leap year if


year divisible by 4

AND

year **NOT** divisible by 100

OR

year divisible by 400



Learning Objectives



At the end of this lesson you will be able


- to explain what combinational logic is and to enumerate the basic logic operations
- to interpret a schematic of a simple combinational circuit and to derive the associated truth table
- to differentiate between combinational and sequential logic
- to explain the function of a D-Flip-Flop from a user's perspective
- to apply the relation between frequency and period for clock signals including associated units and dimensions
- to interpret simple sequential circuits and to derive associated truth tables, timing diagrams and state diagrams
- to classy circuits as counters, shift register or Moore machine (finite state machine)
- to explain the function and use of registers and shift registers

Objectives




Combinational Logic

- Basic Logic Operations (Short Repetition INCO)
 - Symbols / Logic equations / Truth tables
- Examples
 - Multiplexer
 - Half-Adder
 - Full-Adder



Sequential Logic

- Clock Signal
- D-Flip-Flop
- Timing Diagram
- Counter
 - Example Traffic Light
 - Exercises
- Register / Shift Register




Agenda




Combinational Logic

- Basic Logic Operations (Short Repetition INCO)
 - Symbols / Logic equations / Truth tables
- Examples
 - Multiplexer
 - Half-Adder
 - Full-Adder



Sequential Logic

- Clock Signal
- D-Flip-Flop
- Timing Diagram
- Counter
 - Example Traffic Light
 - Exercises
- Register / Shift Register




Combinational Logic




Logic states in a binary system

- Outputs change depending on inputs and internal logic functions
- System has no memory, i.e. there is no storage element
- For N inputs there are 2^N possible input combinations
- The only timing influence are internal delays
- Outputs are stable after a delay





Inverter



logic equation

$$Z = !A$$

truth table

Α	Z
0	1
1	0

Buffer

9




$$Z = A$$

Α	Z
0	0
1	1




AND



Α	В	Z
0	0	0
0	1	0
1	0	0
1	1	1

1: switch closed

0: switch open




1: lamp on

0: lamp off




OR



Α	В	Z
0	0	0
0	1	1
1	0	1
1	1	1

1: switch closed

0: switch open




1: lamp on

0: lamp off




NAND → NOT AND = AND with inverter



Α	В	Z
0	0	1
0	1	1
1	0	1
1	1	0


NOR → NOT OR = OR with inverter



Α	В	Z
0	0	1
0	1	0
1	0	0
1	1	0




EXOR



$$Z = A \$ B$$

Α	В	Z
0	0	0
0	1	1
1	0	1
1	1	0

EXNOR



$$Z = !(A \$ B)$$

Α	В	Z
0	0	1
0	1	0
1	0	0
1	1	1

08.09.2016

Symbol Sets



Function	IEC 60617-12 since 1997	US ANSI 91 <i>1984</i>	DIN 40700 until 1976
AND	&		
OR	≥1		
Buffer	- 1	→	- D-
XOR	=1		
NOT	1	-	
NAND	&_~		
NOR	≥1 ⊳-		
XNOR	<u> </u>		

Example: Leap Year



Leap year if

year divisible by 4

AND

year **NOT** divisible by 100

OR

year divisible by 400

3 inputs

- year divisible by 4
- year divisible by 100
- year divisible by 400

Output

Is a leap year

- → true or false
- → true or false
- → true or false

→ true or false

Example: Leap Year



Draw a digital logic circuit for evaluating a leap year

• Inputs:

A year is divisible by 4

B year is divisible by 100

C year is divisible by 400

Output:


Z year is a leap year

Fill in the truth table for inputs and output

16 ZHAW, Computer Engineering 08.09.2016

Example: Multiplexer







O			
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Tasks

Z = ?

- Fill in the truth table
- Compile the logic equation
- What is the function of the circuit?






1-Bit Half-Adder




Addition of two 1-Bit inputs



A0	В0	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Sum = A0 \$ B0Carry = A0 \$ B0



1-Bit Full-Adder



Addition with Carry In



	0	1	$\boxed{1}$	1	
+	0	1	0	1	
0	1	1←	1		Carry
			-		
0	1	1	0	0	Sum

С	Α	В	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


HA = Half-Adder

4-Bit Adder



1	Carry
0 1	
1 1	
	1 1 0 1 1 1 1 1 1 1 1 1 1

C _{i-1}	A _i	B _i	Si	Ci
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



FA = Full-Adder


4-Bit Adder



Exercise

- Given: $a_3 a_0 = 13d$ and $b_3 b_0 = 6d$
- Convert values to binary and enter them in the figure
- Use the table to calculate values s₃ s₀ and c₃ c₀ in the figure
- Check your result by a written binary addition

Ci	Ai	Bi	Si	Со
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




FA = Full-Adder

Summary Combinational logic



- Combinational logic
 - System <u>without</u> memory (no storage element)
- Basic logic operations (gates)



Basic circuits


- Multiplexer
- Half adder
- Full adder

Agenda




Combinational Logic

- Basic Logic Operations (Short Repetition INCO)
 - Symbols / Logic equations / Truth tables
- Examples
 - Multiplexer
 - Half-Adder
 - Full-Adder



Sequential Logic

- Clock Signal
- D-Flip-Flop
- Timing Diagram
- Counter
 - Example Traffic Light
 - Exercises
- Register / Shift Register




Sequential Logic




Example: traffic light



current state	next state	
red	yellow A	
yellow A	green	
green	yellow B	
yellow B	red	






Sequential Logic




- General form → Finite State Machine (FSM)
 - Contains <u>memory</u>, i.e. storage of system state
 - Outputs depend on inputs and internal state
 - Next system state depends on current state and inputs → clock
- We will start with the analysis of simpler forms




Clock Signal



Measured timing



Abstract timing representation



period T = T0 + T1 [s] frequency f = 1/T [Hz] duty cycle = T1/T [-]

Clock Signal



Period T

measured in seconds (s)

Frequency f


- measured in Hertz (1/s)
- i.e. number of cycles per second

T	f
1 s	1 Hz
$1 \text{ ms} = 10^{-3} \text{ s}$	$1 \text{ kHz} = 10^3 \text{ Hz}$
$1 \text{ us} = 10^{-6} \text{ s}$	$1 \text{ MHz} = 10^6 \text{ Hz}$
$1 \text{ ns} = 10^{-9} \text{ s}$	$1 \text{ GHz} = 10^9 \text{ Hz}$


D-Flip-Flop



- Edge triggered storage element
 - rising edge of C → current value at input D is stored (Q = D)
 - other times / → no change of Q
- Basic block of all our sequential circuits



value at input D is stored and transferred to output Q, if C changes from 0 to 1 (0 \rightarrow 1)



D-Flip-Flop



One flip-flop can represent two states

Q	state
0	S0
1	S1

Two flip-flops can represent four states


Q1	Q0	state
0	0	S0
0	1	S1
1	0	S2
1	1	S3

n flip-flops can represent 2ⁿ states

Timing Diagram



Example: Flip-flop with multiplexer





Timing Diagram



Exercise

 Complete the timing diagram






36



08.09.2016


- Simple form of sequential logic (finite state machine)
- State changes with rising clock edge ¹⁾
- Next state depends only on current state
 - Sequence of states cannot be influenced from the outside
- Outputs depend only on internal state, not on any inputs






Traffic light: Encoding of states


Encoding is selected by circuit designer



current state Q			
00	red		
01	red-yellow		
10	green		
11	yellow		


next state D			
red-yellow	01		
green	10		
yellow	11		
red	00		








- Traffic Light: Next state ???
 - function of current state



ZHAW, Computer Engineering 08.09.2016

Counter: 2-bit Binary Counter for Traffic Light







$$D1 = Q0$$
\$ Q1 $D0 = !Q0$

Q1	Q0	D1	D0
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

state diagram




timing diagram






■ Traffic Lights: Outputs ???






Traffic light


state		outputs			
Q1	Q0	red_on yellow_on		green_on	
0	0	1	0	0	
0	1	1	1	0	
1	0	0	0	1	
1	1	0	1	0	








Traffic light: schematic






08.09.2016

■ Traffic light: timing diagram






43 ZHAW, Computer Engineering


Counter: 2-bit Gray Counter






Q1	Q0	D1	D0
0	0		
0	1		
1	0		
1	1		


Exercise: Complete the truth table, the state diagram and the timing diagram






Counter: Another example





Q1	Q0	D1	D0
0	0		
0	1		
1	0		
1	1		

Exercise: Fill out the truth table, the state diagram and the timing diagram



Counter: Water Fountain



- Water fountain with three valves
 - Counter controls valves V1 to V3





- Valve open, i.e. water flows
 - Output Vx = '1'



Counter: Water fountain








state diagram

→ same as binary counter

Q1	Q0	D1	D0	V3	V2	V1
0	0	0	1	0	0	0
0	1	1	0	0	1	1
1	0	1	1	0	1	0
1	1	0	0	1	1	1

pattern at the fountain V3 V2 V1




08.09.2016

49 ZHAW, Computer Engineering



- Summary counter
 - One or several flip-flops to store the state
 - All flip-flops on the same clock
 - Sequence of states cannot be influenced from the outside
 - Outputs depend only on the internal state



Register




(Parallel) register

input and output are parallel

Example 8-bit register

- inputs in7 in0
- outputs out7 out0

→ registered on clock edge




Shift Register



Chain of connected D-flip-flops

- Output of FFX is connected to input of FFX+1
- Input of first FF → serial input of shift register
- Output of last FF → serial output of shift register
- Often parallel reading of data possible through s0, s1, ..., sx
- Parallel write requires multiplexer on each FF input



Example of a 4-bit shift register


Shift Register



08.09.2016

Timing diagram

Input pattern is repeated with a delay on the output of each FF




53 ZHAW, Computer Engineering

Shift Register with Feedback



Output is fed back to the input through a logic function



Q2	Q1	Q0	D2	D1	D0
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Exercise

- Fill in the truth table
- Draw the state diagram

Shift Registers: Applications



Ethernet and USB

- convert serial bit streams to parallel and vice versa
- serial requires less connections
- but processer works on parallel data

Mobile phones, Ethernet, miscellaneous interfaces

- shift register with feedback for error detection
- Processors (JTAG, scan chains, ...)
- program development
 - set breakpoints
 - monitor internal states
- verification
- production test → does each transistor / gate work?

Conclusion



■ Sequential logic → Finite State Machine (FSM)

system has memory → storage of system state

Counter

- state changes with clock
- new state is predetermined. No control from the outside

Moore machine

state influenced by inputs

Description of system behavior

- truth table
- state diagram
- timing diagram

Register and shift register