


General Purpose I/O (GPIO)

Computer Engineering 2

Overview




- General Purpose Input / Output GPIO
 - Reference Manual Pages 278 285



Why GPIOs?



3



Learning Objectives



At the end of this lesson you will be able

- to work with register descriptions in reference manuals
- to explain the concept and implementation of GPIOs
- to explain the differences between open-drain and push-pull
- to use GPIOs in your own programs
- to explain the idea of a HAL

Agenda



- Working with documents
- General Purpose Input / Output (GPIO)
- GPIO Structure
- Configuring
 - Direction
 - Output Type
 - Pull-up / Pull-down
 - Speed
- Data Registers
 - Reading Input Data
 - Writing Output Data, Setting and Clearing Bits
- GPIO Cookbook
- Hardware Abstraction Layer (HAL)





- Pin out
- Block diagram
- Etc.

F4 Reference Manual

Chapter "General-purpose I/Os (GPIO)"



RM0090 Reference manual

STM32F405xx/07xx, STM32F415xx/17xx, STM32F42xxx and STM32F43xxx advanced ARM-based 32-bit MCUs

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32F405xx/07xx, STM32F415xx/17xx, STM32F42xxx and STM32F43xxx microcontroller memory and peripherals.

The STM32F405xx/07xx, STM32F415xx/17xx, STM32F42xxx and STM32F43xxx constitute a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics please refer to the datasheets.

For information on the ARM Cortex™-M4 with FPU core, please refer to the Cortex™-M4 with FPU Technical Reference Manual.

Related documents

Available from STMicroelectronics web site (http://www.st.com)

- STM32F40x and STM32F41x datasheets
- STM32F42x and STM32F43x datasheets
- For information on the ARM Cortex™-M4 core with FPU, refer to the STM32F3xx/F4xxx Cortex™-M4 programming manual (PM0214).


Table 1. Applicable products


Product family	Part numbers and product categories
Microcontrollers	STM32F405xx, STM32F407xx, STM32F415xx, STM32F417xx, STM32F427xx, STM32F437xx, STM32F429xx and STM32F439xx.

September 2013 Doc ID 018909 Rev 5 1/1705

www.st.com







Sources: STM F4 Reference Manual STM F4 Data Sheet

Note: The reference manual of ST shows memory maps with the low address at the bottom.



- Register address = Base address + Offset
 - Offset is given for each register in reference manual
 - Base address defined in memory map
 - → Reference Manual

base address

Boundary address	Peripheral
0x4002 2800 0x4002 2BFF	GPIOK
0x4002 2400 - 0x4002 27FF	GPIOJ
0x4002 2000 - 0x4002 23FF	GPIOI
0x4002 1C00 - 0x4002 1FFF	GPIOH
0x4002 1800 - 0x4002 1BFF	GPIOG
0x4002 1400 - 0x4002 17FF	GPIOF
0x4002 1000 - 0x4002 13FF	GPIOE
0x4002 0C00 - 0x4002 0FFF	GPIOD
0x4002 0800 - 0x4002 0BFF	GPIOC
0x4002 0400 - 0x4002 07FF	GPIOB
0x4002 0000 - 0x4002 03FF	GPIOA

Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FSMC control register (STM32F405xx/07xx and STM32F415xx/17xx)/ FMC control register (STM32F42xxx and STM32F43xxx)	AHB3	Section 36.6.9: FSMC register map on page 1573 Section 37.8: FMC register map on page 1653
0x5006 0800 - 0x5006 0BFF	RNG		Section 24.4.4: RNG register map on page 752
0x5006 0400 - 0x5006 07FF	HASH		Section 25.4.9: HASH register map on page 776
0x5006 0000 - 0x5006 03FF	CRYP	AHB2	Section 23.6.13: CRYP register map on page 745
0x5005 0000 - 0x5005 03FF	DCMI	711.02	Section 15.8.12: DCMI register map on page 473
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 34.16.6: OTG_FS register map on page 1303
0x4004 0000 - 0x4007 FFFF	USB OTG HS		Section 35.12.6: OTG_HS register map on page 1445
0x4002 B000 - 0x4002 BBFF	DMA2D		Section 11.5: DMA2D registers on page 349
0x4002 9000 - 0x4002 93FF			
0x4002 8C00 - 0x4002 8FFF			
0x4002 8800 - 0x4002 8BFF	ETHERNET MAC		Section 33.8.5: Ethernet register maps on page 1214
0x4002 8400 - 0x4002 87FF			page 1214
0x4002 8000 - 0x4002 83FF			
0x4002 6400 - 0x4002 67FF	DMA2		
0x4002 6000 - 0x4002 63FF	DMA		Section 10.5.11: DMA register map on page 332
0x4002 4000 - 0x4002 4FFF	BKPSRAM		_
0x4002 3C00 - 0x4002 3FFF	Flash interface register		Section 3.9. Flash interface registers
0x4002 3800 - 0x4002 3BFF	RCC	AHB1	Section 7.3.25: RCC register map on page 263
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4: CRC register map on page 114
0x4002 2800 - 0x4002 2BFF	GPIOK		Continue 0 4 44 CRIO projeto programa a 204
0x4002 2400 - 0x4002 27FF	GPIOJ		Section 8.4.11: GPIO register map on page 284
0x4002 2000 - 0x4002 23FF	GPIOI		
0x4002 1C00 - 0x4002 1FFF	GPIOH	1	
0x4002 1800 - 0x4002 1BFF	GPIOG		
0x4002 1400 - 0x4002 17FF	GPIOF		
0x4002 1000 - 0x4002 13FF	GPIOE		Section 8.4.11: GPIO register map on page 284
0x4002 0C00 - 0x4002 0FFF	GPIOD		
0x4002 0800 - 0x4002 0BFF	GPIOC		
0x4002 0400 - 0x4002 07FF	GPIOB	1	
0x4002 0000 - 0x4002 03FF	GPIOA		
0x4001 6800 - 0x4001 6BFF	LCD-TFT	APB2	Section 16.7.26: LTDC register map on page 504
0x4001 5800 - 0x4001 5BFF	SAI1	APB2	Section 29.17.9: SAI register map on page 944
0x4001 5400 - 0x4001 57FF	SPI6	ADDO	0-4
0x4001 5000 - 0x4001 53FF	SPI5	APB2	Section 28.5.10: SPI register map on page 906
0x4001 4800 - 0x4001 4BFF	TIM11		Section 19.5.11: TIM10/11/13/14 register map on
0x4001 4400 - 0x4001 47FF	TIM10	1	page 676



Exercise


Use the data sheet and reference manual to answer the following questions for an STM32F429 LQFP144

What are the pin numbers (0-144) for GPIO ports A.3 and E.1?

• What is the address of register GPIOA_OTYPER?

GPIO

General Purpose Input / Output



General Purpose Input / Output



Situation


- Microcontroller as general purpose device
- Many functional blocks included

Problem

- Limited number of pins
- For a specific configuration, not all functions can be routed to I/O pins

Solution

- Many (all) pins configurable
- Select the needed I/O pins / functions
- "pin sharing"
- Output multiplexer needs to be configured



Pinout STM32F429 LQFP144 Source: STM F4 Reference Manual

General Purpose Input / Output



Multiple functions "share" a single pin (pin sharing)

- Digital inputs / outputs (GPIO)
- Serial interfaces
- Timers / Counters
- ADC (A/D conversion)

Consequences

- Not all functions externally available at the same time
- Programming of internal registers defines pin use
- Pin / function configuration is usually static, i.e. set once at startup

→ Not all combinations possible simultaneously

STM32F4xx GPIO




Features

- GPIO pins configurable by software
 - output (push-pull or open-drain; with or without pull-up or pull-down)
 - input (floating, with or without pull-up or pull-down)
 - peripheral alternate function
- High-current-capable
- Speed selection
- Maximum I/O toggling up to 90 MHz
- Most of the GPIO pins are shared with alternate digital or analog functions




Repetition: Hardware slave on synchronous bus





Address decoding: Register accesses activate the corresponding enable signals


Input





Address decoding: Register accesses activate the corresponding enable signals


Adding output






Address decoding: Register accesses activate the corresponding enable signals

Choosing between input and output






Address decoding: Register accesses activate the corresponding enable signals





GPIO as shown in ST Reference Manual



Source: ST F4 Reference Manual

Configuring Direction



Mode register (GPIOx_MODER)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER	R15[1:0]	MODER	R14[1:0]	MODER	R13[1:0]	MODER	R12[1:0]	MODE	R11[1:0]	MODE	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	MODER4[1:0]		R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

MODER[1:0]


- 00: Input

- 01: General purpose output mode

- 10: Alternate function mode

- 11: Analog mode

In case of alternate function:
The individual alternate function (SPI, UART, etc.) can be selected by programming GPIOx_AFRL/H (i.e. Alternate function register low / high)



Reference manual 8.4.1, page 278

28.8.2020 ZHAW


Configuring Output Type



Output type register (GPIOx_OTYPER)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	ОТ8	OT7	ОТ6	OT5	OT4	OT3	OT2	OT1	ОТ0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


- OT
 - 0: Output push-pull
 - 1: Output open-drain





Reference manual 8.4.2, page 279



- Push-pull vs. Open-drain
 - Case output i.e. MODER[0] = '1'











Open-drain

Pull-down transistor only → no pull-up transistor









Open-drain with pull-up resistor

- Transistor blocking (= switch open)
- Transistor conducting (= switch closed)
- → V_{out} is pulled up to level of VDD
- → V_{out} goes to GND








Multiple open-drain outputs on a bus line

- No electrical signal conflicts possible
- Any device can pull signal low at any time



Configuring Pull-up / Pull-down



Pull-up/pull-down register (GPIOx_PUPDR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPD	R9[1:0]	PUPDI	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	PUPDR4[1:0]		PUPDI	R3[1:0]	PUPDI	R2[1:0]	PUPD	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


PUPDR[1:0]

- 00: No pull-up, no pull-down

- 01: Pull-up

- 10: Pull-down

11: Reserved



See reference manual

28

Configuring Speed



Output speed register (GPIOx_OSPEEDR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]		EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]		EDR8 :0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEE	DR7[1:0]	OSPEE	DR6[1:0]	OSPEE	DR5[1:0]	OSPEE	DR4[1:0]	OSPEE	DR3[1:0]	OSPEE	DR2[1:0]	OSPE [1:	EDR1 :0]		EDR0 0]
rw	rw	rw	rw	rw	rw										

OSPEEDR[1:0]

- 00: Low speed


- 01: Medium speed

ZHAW, Computer Engineering 2

- 10: Fast speed

- 11: High speed

Motivation: Match output stage to impedance of transmission line. Control steepness of edge → e.g for EMC reasons



OSPEEDR register not shown in drawing

29

I/O Port Configuration



Overview

GP = general-purpose

PP = push-pull

PU = pull-up

PD = pull-down

OD = open-drain

AF = alternate function

MODER(i) [1:0]	OTYPER(i)					I/O co	nfiguration	
	0			0	0	GP output	PP	
	0	1		0	1	GP output	PP + PU	
	0	1		1	0	GP output	PP + PD	
01	0	SPEE	D	1	1	Reserved	-	
01	1	[B:A]		0	0	GP output	OD	
	1			0	1	GP output	OD + PU	
	1			1	0	GP output	OD + PD	
	1			1	1	Reserved (GP	output OD)	
	0			0	0	AF	PP	
	0			0	1	AF	PP + PU	
	0			1	0	AF	PP + PD	
10	0	SP	EED	1	1	Reserved		
10	1	[E	3:A]	0	0	AF	OD	
	1			0	1	AF	OD + PU	
	1			1	0	AF	OD + PD	
	1			1	1	Reserved		
	Х	Х	Х	0	0	Input	Floating	
00	х	x	х	0	1	Input	PU	
00	х	х	х	1	0	Input	PD	
	х	х	х	1	1	Reserved (input	it floating)	
	Х	х	Х	0	0	Input/output	Analog	
11	х	х	х	0	1			
.,	х	х	х	1	0	Reserved		
	х	х	х	1	1			
		110 OTTPER(I) 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(1:0) OTTPER(I) [E	110] OTTPER(I) [B:A] 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	10 O O O O O O O O O O O O O O O O O O O	10 OTTPER(I) [B:A] (1:0) (1:0) (1:0) (1:0)	1:0]	

Source: ST F4 Reference Manual


Reading Input Data



GPIO port input data register (GPIOx_IDR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Г	r	r	٢	r	r	г	r	r	r	г	٢	r	r	١	r

- IDR: Port input data
 - contain input value of corresponding I/O port
 - read-only



See reference manual

31


Writing Output Data



GPIO port output data register (GPIOx_ODR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- ODR: Port output data
 - read and write by software




See reference manual

32

Setting and Clearing Bits



GPIO port bit set/reset register (**GPIO**x_BSRR)



- Clear port bit by writing a '1' to BSRR[bit+16]
- Set port bit by writing a '1' to BSRR[bit]

ZHAW, Computer Engineering 2

- Ensures atomic access in software (no interruption possible)
 - Setting a bit through ODR requires 'read ODR', 'OR operation with bit mask' and 'write ODR'

GPIO Register Map

	Offset	Register	31	30	29 28	27 26	25	23	20 23	19	17	15	14	13	5 5	၈ &	7	5	m (4	- 0	
	0x00	GPIOA MODER Reset value	MODER15[1:0]		MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	- 1	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]		MODER0[1:0]	
_	0x00	GPIOB_ MODER	MODER15[1:0]		MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	- 1	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	- 1	MODER0[1:0]	-
٠	0x00	GPIOx_MODER (where x = Cl/J/K)	MODER15[1:0]	face la company	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]		MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]		MODER0[1:0]	
	0x04	Reset value GPIOx_ OTYPER (where x = AI/J/K) Reset value	0	0	0 0	010		erved	10 10	1010	1010	OT15 o	OT14	o 0T13 o	o OT11 o	o 0T9 o	o 0T7 o	075	OT3	OT1	000	
	0x08	GPIOx_ OSPEEDER (where x = AI/J/K except B)	OSPEEDR15[1:0]		OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	- 1	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	- 1	OSPEEDR0[1:0]	
	0x08	GPIOB_ OSPEEDER	OSPEEDR15[1:0]	000	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]		OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]		OSPEEDR0[1:0]	
٠	0x0C	Reset value GPIOA_PUPDR	PUPDR15[1:0]	$\overline{}$	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]		PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]		PUPDR0[1:0]	
	0x0C	Reset value GPIOB_PUPDR	PUPDR15[1:0]	6166	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]		PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]		PUPDR0[1:0]	
	0x0C	GPIOx_PUPDR (where x = CI/J/K)	PUPDR15[1:0]	616	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]		PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]		PUPDR0[1:0]	
	0x10	Reset value GPIOx_IDR (where x = AI/J/K) Reset value	0	0	0 0	0 0	Res	erved	10 10	1010	1010	× IDR15	× IDR14	× IDR13 o	× IDR11 o	x x IDR9 0 0	x IDR7 o	x x IDR5 o	IDR3	_		
	0x14	GPIOx_ODR (where x = AI/J/K) Reset value GPIOx_BSRR					Res	erved				d ODR15	0	o ODR13	o ODR10	o ODR9	o ODR7	o ODR5	a ODR3	ODR1		
	0x18	(where x = AI/J/K) Reset value GPIOx_LCKR	<u>ω</u>	d BR14	o BR13	o BR11	o BR8	o BR7	o BR5	o BR3	0 0) MA	0	0 0	-	0 BS8	$\overline{}$	0 BS5	0) (0 0	
	0x1C	(where x = Al/J/K) Reset value GPIOx_AFRL					Reser				C C K C	0	0	o LCK13		o LCK9	$\overline{}$	o LCK5	$\overline{}$		0	
	0x20	(where x = AI/J/K) Reset value GPIOx_AFRH (where x =	0	0	7[3:0] 0 0 15[3:0]	0 0	.6[3:0] 10 0 14[3:0]	0 0	_5[3:0] 0 0 13[3:0]	0 0	L4[3:0]	0	ПО	3[3:0] 0 0 11[3:0]	0 10	.2[3:0] 0 0 10[3:0]	0 10	L1[3:0] 10 0 H9[3:0]	0	П	[3:0] [3:0]	
	0x24	AI/J/K) Reset value						0 0]



See reference manual

GPIO Cookbook



Basic input / output configuration

- Find pin numbers related to GPIOx or vice versa
- Configure through configuration registers
 - GPIOx_MODER
 - GPIOx_OTYPER
 - GPIOx_OSPEEDR
 - GPIOx_PUPDR

Data operations

- Input → Read register GPIOx_IDR
- Output → Write register GPIOx_ODR or GPIOx_BSRR



- On a STM32F429 LQFP144 Pin 37 should be configured as low speed output with open-drain and pull-up
 - What registers (names and addresses) must be configured?
 - Indicate the bits to be configured and their values!
 - No code required.





GPIO and base address

Pin37 GPIOA Bit 3

Base address GPIOA 0x4002 0000

Register

•	GPIOA_MODER	0x00	0x4002 0000
---	-------------	------	-------------

- GPIOA_OTYPER 0x04 0x4002 0004
- GPIOA_OSPEEDR 0x08 0x4002 0008
- GPIOA PUPDR 0x0C 0x4002 000C

Register configuration

•	GPIOA	MODER[7:6]	
	_	_	

- GPIOA_OTYPER[3]
- GPIOA_OSPEEDR[7:6]
- GPIOA_PUPDR[7:6]

offset

$$\rightarrow$$
 OSPEEDR3 = 00

address



■ GPIOA_MODER → Output

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0] MODER14[1:0]		R14[1:0]	MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

0 1

■ GPIOA_OTYPER → open-drain

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	ОТ9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	ОТ0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

1



GPIOA_OSPEEDR → Low Speed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	OSPEEDR15 [1:0]		OSPEEDR14 [1:0]		OSPEEDR13 [1:0]		OSPEEDR12 [1:0]		OSPEEDR11 [1:0]		OSPEEDR10 [1:0]		OSPEEDR9 [1:0]		EDR8 :0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEE	OSPEEDR7[1:0]		OSPEEDR6[1:0] OSPEEDR5[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDR2[1:0]		OSPEEDR1 [1:0]		OSPEEDR0 1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
								0	0						

GPIOA_PUPDR

→ Pull-up

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
PUPDR15[1:0] PUPI		PUPDF	PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1:0]		PUPDR8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PUPD	R7[1:0]	PUPDR6[1:0]		PUPDR5[1:0]		PUPDR4[1:0]		PUPD	R3[1:0]	3[1:0] PUPDR2[1:0]		PUPDR1[1:0]		PUPDR0[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
								0	1							

Hardware Abstraction Layer (HAL)



Accessing a register

```
#define GPIOA_MODER (*((volatile uint32_t *)(0x40020000)))

GPIOA_MODER = 0x555555555; // all output
```

However

- Each GPIO port has the same 10 registers
- There are 11 GPIO ports → GPIOA GPIOK

→ Results in 110 macros with repetitive code

We want an abstraction similar to base address and offset

Hardware Abstraction Layer (HAL)



reg_stm32f4xx.h

Base addresses Pointers to struct of type reg_gpio_t ((reg gpio t *) 0x40020000) #define GPIOA ((reg gpio t *) 0x40020400) #define GPIOB ((reg gpio t *) 0x40020800) #define GPIOC #define GPIOD ((reg gpio t *) 0x40020c00) #define GPIOE ((req gpio t *) 0x40021000) #define GPIOF ((reg gpio t *) 0x40021400) ((reg gpio t *) 0x40021800) #define GPIOG ((reg gpio t *) 0x40021c00) #define GPIOH ((reg gpio t *) 0x40022000) #define GPIOI ((reg gpio t *) 0x40022400) #define GPIOJ ((reg gpio t *) 0x40022800) #define GPIOK base addresses

Offset

Typedef for reg_gpio_t


```
\struct reg gpio t
 * \brief Representation of GPIO register.
                                                       register names as
   Described in reference manual p.265ff.
                                                      in reference manual
typedef struct {
   volatile uint32 t MODER;
                                /**< Port mode register. */
   volatile uint32 t OTYPER;
                                /**< Output type register. */
   volatile uint32 t OSPEEDR; /**< Output speed register. */</pre>
   volatile uint32 t PUPDR;
                                /**< Port pull-up/pull-down register. */
                                /**< Input data register. */</pre>
    volatile uint32 t IDR;
   volatile uint32 t ODR;
                                /**< output data register. */
                                /**< Bit set/reset register */
   volatile uint32 t BSRR;
   volatile uint32 t LCKR;
                                /**< Port lock register. */
   volatile uint32 t AFRL;
                                /**< AF low register pin 0..7. */
   volatile uint32 t AFRH;
                                /**< AF high register pin 8..15. */
 reg gpio t;
```

size of registers

```
GPIOA->MODER = 0 \times 555555555; // all output
```

Hardware Abstraction Layer (HAL)





Lowest level of hardware abstraction layer, contains

- Base addresses
- Structs → members correspond to hardware registers
- Helper macros



Write the code to configure the bits from the last exercise

- GPIOA MODER[7:6]
- → MODER3 = 01

→ GP output

- GPIOA_OTYPER[3] \rightarrow OT3 = 1

- → open-drain
- GPIOA OSPEEDR[7:6] \rightarrow OSPEEDR3 = 00
- → low speed

- GPIOA_PUPDR[7:6]
- → PUPDR3 = 01

→ pull up

- Use the base addresses and structs in reg stm32f4xx.h
- Do not change the other bits

```
#include "reg stm32f4xx.h"
void config gpioa pin3(void)
```

ZHAW, Computer Engineering 2 28.8.2020





Write the code to configure the bits from the last exercise

- GPIOA_MODER[7:6]
 - → MODER3 = 01
- GPIOA OTYPER[3] \rightarrow OT3 = 1

→ open-drain

or

- GPIOA_OSPEEDR[7:6] \rightarrow OSPEEDR3 = 00
- → low speed

→ GP output

- GPIOA PUPDR[7:6]
- → PUPDR3 = 01

→ pull up

- Use the base addresses and structs in reg stm32f4xx.h
- Do not change the other bits

```
#include "reg stm32f4xx.h"
void config gpioa pin3(void)
    GPIOA->MODER &= 0xFFFFFF3F;
    GPIOA->MODER \mid = 0 \times 00000040;
    GPIOA->OTYPER \mid = 0 \times 000000008;
    GPIOA->OSPEEDR &= 0xFFFFFF3F;
    GPIOA->PUPDR &= 0xFFFFFF3F;
    GPIOA->PUPDR \mid = 0 \times 00000040;
```

```
#include "reg stm32f4xx.h"
void config gpioa pin3(void)
    GPIOA->MODER &= \sim (0 \times 0.3 << 6);
    GPIOA->MODER \mid = (0 \times 01 << 6);
     GPIOA->OTYPER |=(0x01<<3);
     GPIOA->OSPEEDR &=~ (0x03 << 6);
     GPIOA->PUPDR &= \sim (0 \times 0.3 << 6);
     GPIOA->PUPDR \mid = (0x01 << 6);
```

ZHAW, Computer Engineering 2 28.8.2020