


Computer Engineering 2

### Overview



#### Timer / Counter

Reference Manual pages 576-635



# Agenda



3

- Timer / Counter Basic Ideas
- Timers / Counters
- ST32F4xx Timers
- Timer Configuration
- Input Capture
- Pulse-Width-Modulation (PWM)
- Output Compare Generating PWM Signals
- Capture / Compare Configuration

## Learning Objectives



At the end of this lesson you will be able

- to describe the functionality of timers
- to explain the realization of a timer
- to give an overview of timer functions
- to describe the timers of a real processor
- to interpret block diagrams of timers
- to explain the concepts of capture / compare
- to explain the idea of PWM
- to program timers using documents / data sheets

## Timer / Counter – Basic Ideas



### Binary up- or down-counter

- Counts events / clock pulses or external signals
- Output after a defined number of events (e.g. interrupt)
- Timer: counting clock cycles or processor cycles (periodic)
- Counter: counting events

#### Use

- Count of events
- Measure of time, frequencies, phases, periods
- Generate intervals, row of pulses, interrupts

### Timer / Counter – Basic Ideas




### Application examples

- Trigger for periodic software tasks
  - Display refresh
  - Sampling inputs e.g. buttons
- Count number of pulses on input pin
- Measure time between rising edges of an input pin
- Generate defined sequence of pulses on an output pin


## Timer / Counter – Basic Ideas




### Repetition: 2-bit binary counter



D1 = Q0\$ Q1 D0 = !Q0




#### **State diagram**





#### **Timing diagram**






8

#### Function

- Configure as up- or down-counter
- Select source
- 16-bit / 32-bit counter register






9

#### Counter overflow


- Up Clear if counter reaches ARR
- Down Reload with ARR if counter reaches zero
- Set interrupt flag → trigger interrupt





#### Prescaler


- Increase counting range
- Count only every n-th event
  - e.g.  $n = \{1, 2, 4, 8, 32, 64, \ldots\}$






### Down-counting example

- Prescaler → divide by 4
- Count down to zero
  - Set interrupt request (UIF)
  - Restart from value in ARR








12

#### Exercise

- Source: 1 MHz
- What needs to be set, when we want an interrupt every

timers

- 50 ms  $\rightarrow$  20 Hz
- 1s  $\rightarrow$  1 Hz
- Assume
  - **16-bit** counter / ARR
  - Prescaler n = 1, 2, 4, 8, 16
  - Down-counter





**ARR** 



### Up-counting example

- Prescaler → divide by 4
- Count up to the value in reload register
  - Set interrupt request
  - Restart from 0








For a given problem there are often different ways to use the available hardware.

—> E.g. up-counter vs. down-counter.



## ST32F4xx Timers



- Full-featured general-purpose timers
  - TIM2, TIM3, TIM4, TIM5
- General-purpose timers
  - TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14
- Advanced-control timers
  - TIM1, TIM8
- Basic timers
  - TIM6, TIM7

Not explained in detail see reference manual

Explained

## ST32F4xx Timers



#### Timers TIM2 - TIM5

• 16-bit → TIM3 and TIM4

32-bit  $\rightarrow$  TIM2 and TIM5

- Up, down, up/down
- Auto-reload
- 16-bit programmable prescaler
  - Dividing counter clock frequency by factor between 1 and 65536
- Up to 4 independent channels for:
  - Input capture
  - Output compare
  - PWM generation
  - One-pulse mode output
- Synchronization circuit
  - Control timer with external signals
  - Interconnect several timers together
- Interrupt/DMA generation based on several events



- Register address = Base address + Offset
  - Offset address is given for each register in Reference Manual
  - Base address defined in memory map
    - → Reference Manual

Boundary address	Peripheral
0x4000 0C00 - 0x4000 0FFF	TIM5
0x4000 0800 - 0x4000 0BFF	TIM4
0x4000 0400 - 0x4000 07FF	TIM3
0x4000 0000 - 0x4000 03FF	TIM2
0x4002 3800 - 0x4002 3BFF	RCC

RCC: Reset and Clock Configuration



18

#### Enable timer block

- RCC APB1 peripheral clock enable register (RCC\_APB1ENR)
- RCC = Reset and Clock Control

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART8 EN	UART7 EN	DAC EN	PWR EN	Reser- ved	CAN2 EN	CAN1 EN	Reser- ved	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART 3 EN	USART 2 EN	Reser- ved
rw	rw	rw	rw		rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Rese	Reserved WWDG EN rw		Reserved		TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw						rw	rw	rw	rw	rw	rw	rw	rw	rw

# Timer Configuration → Selected Registers




Offset	Register	31	30	67	28	1 6	97	72	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	. 9	5	4	က	2	1	0	
0x00	TIMx_CR1		Reserved   CKD   CKD   CMS   CMS   [1:0]   CMS   CMS									OPM	URS	UDIS	CEN																			
	Reset value	1																						0	0	0	0	0	0	0	CC2G o CC2IF o CC2IE o M o URS CC1G o CC1IF o CC1IE o M o UDIS	0	]	
0x08	TIMx_SMCR							R	ese	rve	ed							ETP	ECE		ΓPS  :0]		ET	F[3:0	0]	MSM	Т	TS[2	:0]	Reserved	o CC2G o CC2IF o G O O O O O O O O O O O O O O O O O O	2:0]	l	
	Reset value												0	0	0	0	0	0	0	0	0	0	0	0	Re	0	0	0	1					
0x0C	TIMx_DIER						E	Ξn	al	blo	<b>e</b>	Int	tei	rrı	ıb.	ts	_		TDE	COMDE	CC4DE	CC3DE	CC2DE	CC.DE	UDE	Reserved	<u>H</u>	Reserved	CC4IE	CC3IE	CC2IE	CC1IE	UIE	
	Reset value														0	0	0	0	0	0	0	~~	0	~~	0	0	0	0	0	1				
0x10	TIMx_SR										-	<b>)t</b>		_		Se	rvic	e R	lout	ine	CC40F	CC3OF	CC20F	CC10F	-	Keserved	¥	Reserved	CC4IF	CC3IF	CC2IF	CC11F	H.	
	Reset value																				0	0	0	0	۵	Ŷ	0	ď	0	0	0	0	0	1
0x14	TIMx_EGR												ı	Res	erve	ed											TG	Reserved	CC4G	CC3G	CC2G	CC1G	ng	
	Reset value																	0	7&	0	0	0	0	0	]									
0x24	TIMx_CNT		TIM2	an	ıd TII	М5			T[3		-	on t	he d	othe	er tin	nei	s)	CNT[15:0]																
	Reset value	0	0	0	0 0		0	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	1
0x28	TIMx_PSC							R	ese	rve	ed														PSC	[15	5:0]							l
	Reset value																	0	0	0	0	0	0	0	0	0	0   0	0	0	0	0	o CC2G o CC2IF o CC2IE o O O O O O O O CC1G o CC1IF o CC1IE o O O O O O O O O O O O O O O O O O O	0	1
0x2C	TIMx_ARR	l '			ıd TII		on	ly, r		erve	ed o						′	ARR[15:0]																
	Reset value	0	0	0 [	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	)   0	0	0	0	0	0	0	

```
#define TIM2 ( (reg_tim_t *) 0x40000000 )
#define TIM3 ( (reg_tim_t *) 0x40000400 )
#define TIM4 ( (reg_tim_t *) 0x40000800 )
#define TIM5 ( (reg_tim_t *) 0x40000c00 )
```

```
typedef struct {
   volatile uint32 t CR1;
   volatile uint32 t CR2;
   volatile uint32 t SMCR;
   volatile uint32 t DIER;
   volatile uint32 t SR;
   volatile uint32 t EGR;
   volatile uint32 t CCMR1;
   volatile uint32 t CCMR2;
   volatile uint32 t CCER;
   volatile uint32 t CNT;
   volatile uint32 t PSC;
   volatile uint32 t ARR;
   volatile uint32 t RCR;
   volatile uint32 t CCR1;
   volatile uint32 t CCR2;
   volatile uint32 t CCR3;
   volatile uint32 t CCR4;
   volatile uint32 t BDTR;
   volatile uint32 t DCR;
   volatile uint32 t DMAR;
   volatile uint32 t OR;
 reg tim t;
```




TIMx counter (TIMx\_CNT)



TIMx auto-reload register (TIMx\_ARR)



ARR is the value to be loaded in the actual auto-reload register






### TIMx prescaler (TIMx\_PSC)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSC[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


- Divides counter clock frequency by a factor between 1 and 65536
- Clock frequency CK\_CNT equal to f<sub>CK PSC</sub> / (PSC[15:0] + 1)
- TIMx\_PSC can be changed on the fly
  - Reason: TIMx\_PSC is buffered → see next slide





#### Prescaler

Example: Changing prescaler division from 1 to 4





TIMx Control Register 1 (TIMx CR1)




- CMS Center-aligned mode selection
  - 00 count up or down depending on DIR
  - others center-aligned
- DIR Direction
  - 0 up-counter
  - 1 down-counter
- CEN Counter enable
- Other settings for advanced use -> keep at default values



### **Up-counting mode**

- Counting from 0 to auto-reload value (TIMx\_ARR)
- Generates a counter overflow event
- Restarts from 0






#### **Down-counting mode**

**Example** 

Division by 1

- Counting from auto-reload value (TIMx\_ARR) down to 0
- Generates a counter underflow event
- Restarts from auto-reload value




23.10.2020



26

### Center-aligned mode (up/down counting)

- Counts from 0 to auto-reload value (TIMx\_ARR) 1
- Generates a counter overflow event
- Counts from auto-reload value down to 1
- Generates a counter underflow event





TIMx slave mode control register (TIMx\_SMCR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ETP	ECE	ETPS	S[1:0]		ETF	[3:0]		MSM		TS[2:0]		Res.	SMS[2:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	Res.	rw	rw	rw	


- SMS: Master/Slave mode
  - 000: Slave Mode off -> using internal clock (CK\_INT)

Other settings for advanced use -> keep at default value



#### Clock sources for TIM2-TIM5


- Internal clock (CK\_INT)
- External input pins (TIMx\_CH1 and TIMx\_CH2)
- External trigger input (TIMx\_ETR)
- Internal trigger inputs (ITRx)
  - Using one timer as prescaler for another timer






#### Clock sources for TIM2-TIM5

- Internal clock (CK\_INT)
- External input pins (TIMx\_CH1 and TIMx\_CH2)
- External trigger input (TIMx\_ETR)
- Internal trigger inputs (ITRx)
  - Using one timer as prescaler for another timer





TIMx DMA/Interrupt Enable Register (TIMx\_DIER)



- UIE Update Interrupt enable

Other settings for advanced use -> keep at default value

### **Timer Status**



### TIMx Status Register (TIMx\_SR)




- UIF Update Interrupt Flag
  - Set by hardware on update event
  - Cleared by software
- CCxIF
  - Output: Set by hardware if CNT == CCR
  - Input: Set by hardware on capture
  - Cleared by software or by reading CCR register

Covered later



TIMx Event Generation Register (TIMx\_EGR)



- UG: Update generation
  - Re-initializes the counter and generates an update of the registers

0: No action / 1: action is taken
Bits set by software in order to generate an event
Bits automatically cleared by hardware

Other settings for advanced use -> keep at default value

## Exercise



#### Given


CK\_INT is already configured to 84 MHz

#### Task

- Generate an interrupt every 1 s
- Use Timer 3 (16-bit) in up-counting mode

#### Wanted

- Names and addresses of configuration registers
- Settings for configuration registers




## Input Capture



### ■ Measuring intervals → pulse lengths and periods

Count ticks between timer start and an event





## Input Capture



#### Capture example

- Stop watch
- At which moment in time does the user push the button?
  - Event = rising edge on input pin
  - Time of event is captured
  - Count continues





23.10.2020 ZHAW, Computer Engineering


assumed moment







### **Duty Cycle – Definition**



$$Duty\ Cycle = \frac{On\ Time}{Period} \times 100\%$$

Average signal


$$V_{avg} = D \cdot V_H + (1 - D) \cdot V_L$$


Usually,  $V_1$  is taken as zero volts for simplicity.



### Types of PWM – Left Aligned

Left edge is fixed, the trailing edge is modulated.







source: Zak Ahmad



### Types of PWM – Center Aligned

Center of signal is fixed, both edges are modulated






source: Zak Ahmad




■ PWM-Signals are digital signals (0/1) with a defined frequency and variable pulse width





### Application

- Dimming LED with variable on / off
- Digital/Analog-Converters (DAC)



Voltage is proportional to duty cycle of PWM-Signal




### Sine wave approximation



Image: Zak Ahmad




49






### Compare example


- Raise an alarm when specified count is reached or exceeded
- Continuously compare counter value to a reference value









### Edge-aligned mode





assuming Capture Compare Register (CCR) = 4








#### Edge-aligned mode

- Up-counting configuration → 4 examples for different CCR values
- TIMx\_ARR = 8
- PWM mode 1





## Input Capture / Output Compare



### 4 independent channels for

- Input capture
- Output compare
- PWM generation
- One-pulse mode output








Offset	Register	31	30	29	28	27	26	25	24	23	22	21	50	40	2 8	17	16	15	14	13	2 5	17	7	10	6	8	7	9	2	_	1	က	7	-	0
0x18	TIMx_CCMR1 Output Compare mode Reset value		Reserved												OC2CE				o OC2PE	o OC2FE	CC2S [1:0]			OC1M [2:0]				o OC1PE	o OC1FE	[1	:1S :0]				
0.10	TIMx_CCMR1 Input Capture mode Reset value							F	Rese	erve	ed							0	IC2		:0]		P	2 SC :0]	CC [1	:2S :0]	0	IC1	F[3:	0]		IC PS [1:	1 SC	CC [1	:1S :0]
	TIMx_CCMR2 Output Compare mode							F	Rese	erve	ed							024CE		OC [2:	4N :0]	1	OC4PE	OC4FE	CC [1	:4S :0]			OC3 [2:0	BM D]			OC3FE	CC [1	:3S :0]
0x1C	Reset value TIMx_CCMR2 Input Capture mode																		IC4	F[3	:0]		P: [1	0 C4 SC :0]	CC [1	-		IC3	0 F[3:	0]		0 IC PS [1:	SC [0]	CC [1	3S :0]
0x20	Reset value TIMx_CCER			0	u	tp	ut	е	na	ak	ole	) (	of	C	C		<b>&gt;</b>	CC4NP o	-	_	T	CC4E o	CC3NP o	Reserved o	CC3P c	CC3E	CC2NP o	-	CC2P o	3000		CC1NP o	Reserved o	CC1P	CC1E
0x34	Reset value TIMx_CCR1		(TIN	12 s	and	TIN/	15.0			-	:16]		he (	oth	er tir	mer		0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							0								
	Reset value	0	0	0		0		0	0	0	0	0			0 0		,	0	0	(	)	0	0	0	0	0	0	0	0		0	0	0	0	0
0x38	TIMx_CCR2	(	(TIN	12 a	and	TIM	15 o			-	:16] ed c		the o	oth	er tir	ner	s)								С	CR2	2[15	5:0]							
0x3C	Reset value TIMx_CCR3		TIM	12 a	0 and	TIM	0  5 o				:16]			_	o   0	_	_	0	10	10	)	0	0	0	0 C	0 CR3	∐ 0 3[15	_	0		0	0	0	0	0
0x40	Reset value TIMx_CCR4			12 8		TIM		CC	R4	[31	:16]		_	_	0   0 ier tir			0	0	0	)	0	0	0	0 C	0 CR4	0 4[15		0		0	0	0	0	0
23.10.20	Reset value	0	0	0	TO Co	0	0	0	0	0	0	0			0   0		0	0	0	C	)	0	0	0	0	0	0	0	0		0	0	0	0	0

```
#define TIM2 ( (reg_tim_t *) 0x40000000 )
#define TIM3 ( (reg_tim_t *) 0x40000400 )
#define TIM4 ( (reg_tim_t *) 0x40000800 )
#define TIM5 ( (reg_tim_t *) 0x40000c00 )
```

```
typedef struct {
   volatile uint32 t CR1;
   volatile uint32 t CR2;
   volatile uint32 t SMCR;
   volatile uint32 t DIER;
   volatile uint32 t SR;
   volatile uint32 t EGR;
   volatile uint32 t CCMR1;
   volatile uint32 t CCMR2;
   volatile uint32 t CCER;
   volatile uint32 t CNT;
   volatile uint32 t PSC;
   volatile uint32 t ARR;
   volatile uint32 t RCR;
   volatile uint32 t CCR1;
   volatile uint32 t CCR2;
   volatile uint32 t CCR3;
   volatile uint32 t CCR4;
   volatile uint32 t BDTR;
   volatile uint32 t DCR;
   volatile uint32 t DMAR;
   volatile uint32 t OR;
 reg tim t;
```



- TIMx capture/compare mode register 1 (TIMx\_CCMR1)
- TIMx capture/compare mode register 2 (TIMx CCMR2)



OCxM: Output compare mode

110: PWM mode 1

111: PWM mode 2

ZHAW, Computer Engineering

Other settings for advanced use -> keep at default value



TIMx capture/compare enable register (TIMx\_CCER)



CCxE: Capture/Compare x output enable

Other settings for advanced use -> keep at default value



### PWM output cookbook

- Select counter clock (internal, external, prescaler)
- Write desired data to TIMx\_ARR register
   → defines common period of PWM signals
- Write desired data to TIMx\_CCRx registers
   → defines duty cycles of PWM signals
- Set CCxIE bits if interrupts are to be generated (in TIMx\_DIER register)
- Select the output mode (registers CCMRx / CCER)
- Enable counter by setting the CEN bit in the TIMx\_CR1 register



Use macros and structs from "reg\_stm32f4xx.h"

```
\struct reg tim t
   \brief Representation of Timer register.
   Described in reference manual p.507ff.
typedef struct {
                              /**< Configuration register 1. */
   volatile uint32 t CR1;
   volatile uint32 t CR2;
                              /**< Configuration register 2. */
                               /** < Slave mode control register. */
   volatile uint32 t SMCR;
                               /** DMA/interrupt enable register. */
   volatile uint32 t DIER;
                                /**< Status register. */
   volatile uint32 t SR;
   volatile uint32 t EGR;
                               /**< Event generation register. */</pre>
   volatile uint32 t CCMR1;
                                /**< Capture/compare mode register 1. */
   volatile uint32 t CCMR2;
                                /**< Capture/compare mode register 2. */
   volatile uint32 t CCER;
                                /**< Capture/compare enable register. */</pre>
                                /**< Count register. */
   volatile uint32 t CNT;
                               /**< Prescaler register. */
   volatile uint32 t PSC;
   volatile uint32 t ARR;
                               /**< Auto reload register. */
   volatile uint32 t RCR;
                               /**< Repetition counter register. */
                               /**< Capture/compare register 1. */
   volatile uint32 t CCR1;
                                /**< Capture/compare register 2. */
   volatile uint32 t CCR2;
   volatile uint32 t CCR3;
                               /**< Capture/compare register 3. */
   volatile uint32 t CCR4;
                               /**< Capture/compare register 4. */
                               /**< Break and dead-time register. */</pre>
   volatile uint32 t BDTR;
                               /** DMA control register. */
   volatile uint32 t DCR;
   volatile uint32 t DMAR;
                                /**< DMA address for full transfer. */
   volatile uint32 t OR;
                                /**< Option register. */
 reg tim t;
```

Example:  $TIM3 - > CCMR2 = 0 \times 00000$ ;

```
#define TIM2 ( (reg_tim_t *) 0x40000000 )
#define TIM3 ( (reg_tim_t *) 0x40000400 )
#define TIM4 ( (reg_tim_t *) 0x40000800 )
#define TIM5 ( (reg_tim_t *) 0x40000c00 )
```

## Exercise: Capture / Compare Configuration



### Timer 2 already configured

- CK\_INT is configured to 84 MHz
- Timer 2 (see exercise "Timer")
  - Up-counting, Period = 1s
  - $TIM2\_ARR = (10000 1)$

### Configure PWM with Capture/Compare 1

- Duty cycle 25%
- PWM mode 1

### ST32F4xx Timers



62

Feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary output	Max interface clock (MHz)	Max timer clock (MHz)
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	90	180
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	45	90/180
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	45	90/180
General	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	90	180
purpose	TIM10 TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	90	180
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	45	90/180
	TIM13 TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	45	90/180
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	45	90/180

### Conclusion



- Timer / counter functionality
- Realization in hardware
- Detailed view on Timers TIM2 TIM5 ST32F4xx
- Capture / compare Unit
- PWM signals
- Programming example

#### Literature

STM32F4xx Reference Manual