
Computer Organization: A Programmer's Perspective


The Memory Hierarchy


Gal A. Kaminka galk@cs.biu.ac.il




The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.





- Disk seek time
- → SSD access time
- DRAM access time
- SRAM access time
- Effective CPU cycle time



Key Question:How to have fast, cheap memory?


Principle of Locality

Programs tend to reuse data and instructions:


- near those they have used recently
- Or same as those they have used recently



 Spatial locality: Items with nearby addresses tend to be referenced close together in time.



Example



```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;</pre>
```

Locality Example:

Data

Reference array elements in succession (stride-1 reference pattern):

Reference sum each iteration:

Instructions Temporal locality

Reference instructions in sequence:

Cycle through loop repeatedly: Spatial locality

Temporal locality

Locality Qualitative Estimation




Question: Does this function have good locality?

```
int sumarray(int a[M][M])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < M; j++)
        sum += a[i][j];
   return sum
}</pre>
```

Locality Example



Question: Does this function have good locality?

```
int sumarray(int a[M][M])
{
   int i, j, sum = 0;

   for (j = 0; j < M; j++)
        for (i = 0; i < M; i++)
        sum += a[i][j];
   return sum
}</pre>
```


Important Skill for Professional Programmer:

Be able to look at code, get a qualitative sense of its locality

Memory Hierarchies

- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte and have less capacity.
 - The gap between CPU and main memory speed is widening.
 - Well-written programs tend to exhibit good locality.
- These properties complement each other beautifully.

 They suggest an approach for organizing memory and storage systems known as a memory hierarchy.




Caches


- ingerraa
- Cache: A smaller, faster storage that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
 - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- Why do memory hierarchies work?
 - Programs tend to access the data at level k more often than they access the data at level k+1.
 - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
 - Net effect: A large pool of memory that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.

Caching in a Memory Hierarchy






Level k+1:



Larger, slower, cheaper storage device at level k+1 is partitioned into blocks.

General Caching Concepts





Program needs object d, which is stored in some block b.

Cache hit

Program finds b in the cache at level k. E.g., block 14.

Cache miss

b is not at level k, so level k cache must fetch it from level k+1. E.g., block 12.

If level k cache is full, then some current block must be replaced (evicted). Which one is the "victim"?

Placement policy: where can the new block go? E.g., b mod 4

Replacement policy: which block should be evicted? E.g., LRU

General Caching Concepts

Types of cache misses:

- Cold (compulsary) miss
 - Cold misses occur because the cache is empty.
- Conflict miss
 - Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - e.g. Block i at level k+1 is placed in block (i mod 4) at level k+1.
 - Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.
- Capacity miss
 - Occurs when the set of active cache blocks (working set) is larger than the cache.


Cache Memories


Cache memories are small, fast SRAM-based memories managed automatically in hardware.

Hold frequently accessed blocks of main memory


CPU looks first for data in L1, then in L2, then in main memory.

Typical bus structure:






General Organization of a Cache Memory



Each set contains one or more lines.

Each line holds a block of data.




Cache size: $C = B \times E \times S$ data bytes

E lines

per set

Addressing Caches



Direct-Mapped Cache




Simplest kind of cache

Characterized by exactly one line per set (E=1).


set 0:	valid	tag	cache block	E=1 lines per set
set 1:	valid	tag	cache block	
_				
set S-1:	valid	tag	cache block	

Accessing Direct-Mapped Caches




Set selection

Use the set index bits to determine the set of interest.




Accessing Direct-Mapped Caches


Line matching and word selection



Word selection: Then extract the word (here 32bits made from 4 bytes B₀..B₃)








M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set

Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]

0 [0000₂] (cold miss)

	V	tag	data
(1)			
(-)			
			_




M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set

Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]

0 [0000₂] (cold miss)
v tag data


1 0 M[0] M[1]


(1)



M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set


Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]





M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set


Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]



13 [1101₂] (cold miss)
v tag data

1 0 M[0] M[1]

(3) 1 1 M[12] M[13]



M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set

t=1	s=2	b=1
X	XX	Х

Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]



13 [1101₂] (cold miss)
v tag data

1 0 M[0] M[1]

(3) 1 1 M[12] M[13]

8 [1000₂] (conflict miss)

v tag

1 1 M[8] M[9]


(4)

1 1 M[12] M[13]

Computer Organi

A Programmer's Perspective

Based on class notes by Bryant and O'Hallaron



M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set

Address trace (reads): 0 [0000₂], 1 [0001₂], 13 [1101₂], 8 [1000₂], 0 [0000₂]




13 [1101₂] (miss)
v tag data

1 0 M[0] M[1]

(3) 1 1 M[12] M[13]


	8 [1000 ₂] <i>(conflict miss)</i>				0 [0000 ₂] (conflict miss)			
	٧	tag	data		V	tag	ata	
	1	1	M[8] M[9]] [1	0	M(0) M(1)	
(4)				(5)				
(- /	1	1	M[12] M[13]		1	1	M[12] M[13]	
Computer Organi								
Computer Organi A Programmer's Perspective			Based on class notes by Bryant and O'Hallaron					

Why Use Middle Bits as Index?




Computer Organization: A Programmer's Perspective


Set Associative Caches




Characterized by more than one line per set



Accessing Set Associative Caches




Set selection identical to direct-mapped cache




Accessing Set Associative Caches



Line matching and word selection must compare the tag in each valid line in the selected set.




What about writes?




- Multiple copies of data exist:
 - L1, L2, L3, Main Memory, Disk
- What to do on a write-hit?
 - Write-through (write immediately to one level down)
 - Write-back (defer write to one level down until replacement of line)
 - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
 - No-write-allocate (writes straight to one level down, does not load into cache)
- Typical
 - Write-through + No-write-allocate
 - Write-back + Write-allocate

Intel Pentium Cache Hierarchy






Intel Core i7 Cache Hierarchy



Processor package



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

L2 unified cache:

256 KB, 8-way, Access: 10 cycles

L3 unified cache:

8 MB, 16-way,

Access: 40-75 cycles

Block size: 64 bytes

for all caches.

