# Assembly

תכנות באסמבלי



#### **Motivation**

- Low level programming
- Better understanding of program structure
- Disassembly (Debugging or Reverse Engineering)

### 10

### Assembly vs. Higher level languages

- There are NO variables' type definitions.
  - □ All kinds of data are stored in the same registers.
  - □ We need to know what we are working on in order to use the right instructions.
  - □ Memory = a large, byte-addressable array.
- Only a limited set of registers is used to store data while running the program.
  - □ If we need more room we must save the data into memory and later reread it.
- No special structures (instructions) for "if" / "switch" / "loops" (for, while, do-while), or even functions!



### How to - Disassembly of code

- Compilation of code:
  - □ gcc -c code.c
  - □ We get the file: code.o
- Disassembly:
  - □ objdump -d code.o
  - We get an assembly-like code that represents the c code appeared in file code.c
- Or:
  - □ gcc -s code.c
  - □ We get a code.s file that contains an assembly code created by the compiler.

### M

# Standard data types Assembly

C declaration	Intel data type	GAS suffix	x86-64 Size (Bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	1	4
unsigned	Double word	1	4
long int	Quad word	q	8
unsigned long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	s	4
double	Double precision	d	8
long double	Extended precision	t	16

In Assembly: size = type of variable.

### M


### Words, double words ....

- Due to its origins as a 16-bit architecture that expanded into a 32-bit one, Intel uses the term "word" to refer to a 16-bit data type.
- 32-bit quantities as "double words".
- 64-bit quantities as "quad words".
- Most instructions we will encounter operate on bytes, double words or quad words.
- Each instruction has 4 variants, depending on its suffix ('b' – byte / 'w' – word / 'l' – double word / 'q' –quad word).

### The Registers

- An x86-64 CPU contains a set of 16 registers storing 64-bit values. These registers are used to store integer data as well as pointers.
- The registers names all begin with %r, but otherwise they have peculiar names.
- In the original 8086 CPU each register (%ax to %bp) had a specific target (and hence it got its name). Today most of these targets are less significant.
  - Some instructions use fixed registers as sources and/or destinations.
  - A set of programming conventions governs how the registers are to be used for passing arguments, returning values from functions and storing local data.
  - □ %rsp contains a pointer to important places in the program stack (%rbp sometimes, as well).

#### תזכורת



### м

# The Register File

63	31	15	5 8	7 0
%rax	%eax	%ax[	%ah	%al
%rbx	%ebx	%bx[	%bh	%bl
%rcx	%ecx	%CX	%ch	%cl
%rdx	%edx	%dx[	%dh	%dl
%rsi	%esi	%si		%sil
%rdi	%edi	%di		%dil
%rbp	%ebp	%bp		%bpl
%rsp	%esp	%sp		%spl

### 

### The Register File – Cont.

63	31	15	8 7	0
%r8	%r8d	%r8w	%r8	b
%r9	%r9d	%r9w	%r9	b
%r10	%r10d %	%r10w	%r1	0b
%r11	%r11d %	%r11w	%r1	1b
%r12	%r12d %	r12w	%r1	2b
%r13	%r13d %	%r13w	%r1	3b
%r14	%r14d	%r14w	%r1	4b
%r15	%r15d %	%r15w	8r1	5b

### 10

### Partial access to a register

- The first low-order byte of each register can be accessed directly.
- The second low-order byte of %rax, %rbx, %rcx, %rdx can also be accessed directly (backward compatibility).
- When a byte instruction updates one of these single-byte "register elements," the remaining bytes of the register do not change.
- Same goes for the low-order 16 bits of each register, using word operation instructions.
- What about writing to the low order 4 bytes? Later.

### **Operand Forms**

Туре	Form	Operand Value	Name
Immediate	\$Imm	Imm	Immediate
Register	$E_a$	$Reg[E_a]$	Register
Memory	Imm	Mem[Imm]	Absolute
Memory	$(\mathbb{E}_a)$	$Mem[Reg[E_a]]$	Indirect
Memory	$Imm(E_b)$	$Mem[Imm + Reg[E_b]]$	Base + Displacement
Memory	$(E_b, E_i)$	$Mem[Reg[E_b] + Reg[E_i]]$	Indexed
Memory	$Imm(E_b, E_i)$	$Mem[Imm + Reg[E_b] + Reg[E_i]]$	Indexed
Memory	$(, E_i, s)$	$Mem[Reg[E_i] \cdot s]$	Scaled Indexed
Memory	$Imm(, E_i, s)$	$Mem[Imm + Reg[E_i] \cdot s]$	Scaled Indexed
Memory	$(E_b, E_i, s)$	$Mem[Reg[E_b] + Reg[E_i] \cdot s]$	Scaled Indexed
Memory	$Imm\left(\mathbb{E}_{b},\mathbb{E}_{i},s\right)$	$Mem[Imm + Reg[E_b] + Reg[E_i] \cdot s]$	Scaled Indexed

Figure 3.3: **Operand Forms.** Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

### м

### Important Suffixes

- 'q' quad word
- 'l' double word
- 'w' word
- 'b' byte
- 's' single (for floating point)
- 't' special extension (– we won't get into that!)

### M

### Move to / from memory Instructions

Instruction		Effect	Description
movq	S,D	$D \leftarrow S$	Move quad word
movabsq	I,R	$R \leftarrow I$	Move quad word
movslq	S,R	$R \leftarrow SignExtend(S)$	Move sign-extended double word
movsbq	S,R	$R \leftarrow SignExtend(S)$	Move sign-extended byte
movzbq	S,R	$R \leftarrow ZeroExtend(S)$	Move zero-extended byte
pushq	S	$R[%rsp] \leftarrow R[%rsp] - 8;$	Push
		$M[R[\mathtt{\$rsp}]] \leftarrow S$	
popq	D	$D \leftarrow M[R[\$rsp]];$	Pop
		$R[\texttt{%rsp}] \leftarrow R[\texttt{%rsp}] + 8$	

- movq I,D: D← 32-bit immediate
- movabsq I,D: D← 64-bit immeidate

### movq Operand Combinations

Source Destination C Analog | Imm | Reg | movq \$0x4,%rax | temp = 0x4; |
Mem	movq \$-147,(%rax)	\*p = -147;	
Reg	Reg	movq %rax,%rdx	temp2 = temp1;
Mem	movq %rax,(%rdx)	\*p = temp;	
Mem	Reg	movq (%rax),%rdx	temp = \*p;

Cannot do memory-memory transfers with a single instruction



#### movb & movw & movl

- The movb instruction is similar, but it moves just a single byte. When one of the operands is a register, it must be one of the single-byte register elements.
- Similarly, the movw instruction moves two bytes. When one of its operands is a register, it must be one of the two-byte register elements.
- The movl instruction moves four bytes. When one of its operands is a register, the high-order four bytes are set to zero!



### movsbq & movzbq

- Both the movsbq and the movzbq instructions serve to copy a byte and to set the remaining bits in the destination:
  - □ movsbq signed extension.
  - □ movzbq zero extension.
- Other variations are acceptable
  - movsbw, movsbl, movswl, movswq, movslq
  - movzbw, movzbl, movzwl, movzwq
- Why is there no "movzlq"?
  - □ Because same result with mov!



### Another example

(Assume initially that %dI = 0x8D, %rax = 0x0000000098765432)

#### The Register File

63	31	15	8 7 0
%rax	%eax	%ax %ah	%al
%rbx	%ebx	%bx %bh	%bl
%rcx	%ecx	%cx %ch	%cl
%rdx	%edx	%dx %dh	%dl
%rsi	%esi	%si	%sil
%rdi	%edi	%di	%dil

- movb %dl,%al
- movsbq %dl,%rax
- movzbl %dl,%eax
- movsbl %dl,%eax

- $\rightarrow$ %rax = 0...09876548D
- $\rightarrow$ %rax = F...FFFFFF8D
- $\Rightarrow$ %rax = 0...00000008D
- $\rightarrow$ %rax = 0...0FFFFF8D

### м

### C vs. Assembly example

```
long exchange(long *xp, long y)
long x = *xp;

*xp = y;
return x;
}
```

```
1 # xp in %rdi, y in %rsi
2 movq (%rdi), %rax # Get x at *xp
3 movq %rsi, (%rdi) # Store y at xp
4 # %rax holds the return value
```

## Arithmetic & Logical Operations

Instruction	on	Effect	Description
leaq	S, D	$D \leftarrow \&S$	Load effective address
incq	D	$D \leftarrow D + 1$	Increment
decq	D	$D \leftarrow D - 1$	Decrement
negq	D	$D \leftarrow -D$	Negate
notq	D	$D \leftarrow \tilde{D}$	Complement
addq	S, D	$D \leftarrow D + S$	Add
subq	S, D	$D \leftarrow D - S$	Subtract
imulq	S, D	$D \leftarrow D * S$	Multiply
xorq	S, D	$D \leftarrow D \hat{S}$	Exclusive-or
orq	S, D	$D \leftarrow D \mid S$	Or
andq	S, D	$D \leftarrow D$ & $S$	And
salq	k, D	$D \leftarrow D << k$	Left shift
shlq	k, D	$D \leftarrow D \iff k$	Left shift (same as salq)
sarq	k, D	$D \leftarrow D >> k$	Arithmetic right shift
shrq	k, D	$D \leftarrow D >> k$	Logical right shift



### Arithmetic & Logical Operations (2)

- With the exception of leaq, each of these instructions has a counterpart that operates on double words (32 bits), words (16 bits) and on bytes (by replacing the suffix).
- Again, cannot do memory-memory transfers with single instruction



### "Load Effective Address" (leaq)

- The "Load Effective Address" (leaq) instruction is actually a variant of the movq instruction.
- Its first operand appears to be a memory reference, but instead of reading from the designated location, the instruction copies the effective address to the destination.
- This instruction can be used to generate pointers for later memory references.

### leaq (2)

- The lead Instruction can be used to compactly describe common arithmetic operations.
- If register %rdx contains value x, then the instruction: leaq 7(%rdx,%rdx,4), %rax will set register %rax to 5x + 7.
- It is commonly used to perform simple arithmetic:

```
    (%rax = x; %rcx = y)
    leaq 6(%rax), %rdx = x+6
    leaq (%rax,%rcx), %rdx = x+y
    leaq (%rax,%rcx,4), %rdx = x+4y
    leaq 7(%rax,%rax,8), %rdx = 9x+7
    leaq 0xA(,%rcx,4), %rdx = 4y+10
    leaq 9(%rax,%rcx,2), %rdx =x+2y+9
```

### Shift

- Either logical or arithmetic
- k is a number between 0 and 63, or the single-byte register %cl
- Suppose that x and n are stored at memory locations with offsets 16 and 24, respectively, relative to the address in register %rbp
  - ☐ get n → movq 24(%rbp), %rcx
  - □ get x → movq 16(%rbp), %rax
  - $\square$  x <<= 2  $\rightarrow$  salq \$2,%rax
  - □ x >>= n → sarq %cl,%rax

### м

### C vs. Assembly example

```
long arith(long x, long y, long z)

long t1 = x + y;
long t2 = z * 48;
long t3 = t1 & 0x0F0F0F0F;
long t4 = t2 * t3;

return t4;
}
```

```
1 # x in %rdi, y in %rsi, z in %rdx
2 addq %rsi, %rdi # Compute t1 = x + y
3 leaq (%rdx,%rdx,2), %rax # Compute 3*z
4 salq $4, %rax # Compute t2 = 48*z
5 andq $252645135, %rdi # Compute t3 = t1 & 0x0F0F0F0F
6 imulq %rdi, %rax # Compute t4 = t2 * t3
```

### м

#### mul & div Instructions

Instruction	on	Effect	Description
imulq	S	$R[\$rdx]:R[\$rax] \leftarrow S \times R[\$rax]$	Signed full multiply
mulq	S	$R[\$rdx]:R[\$rax] \leftarrow S \times R[\$rax]$	Unsigned full multiply
cltq		$R[\$rax] \leftarrow SignExtend(R[\$eax])$	Convert %eax to quad word
cqto		$R[\$rdx]:R[\$rax] \leftarrow SignExtend(R[\$rax])$	Convert to oct word
idivq	$\overline{S}$	$R[\$rdx] \leftarrow R[\$rdx]:R[\$rax] \mod S;$	Signed divide
		$  R[\$rax] \leftarrow R[\$rdx] : R[\$rax] \div S$	
divq	$\overline{S}$	$R[\$rdx] \leftarrow R[\$rdx]:R[\$rax] \mod S;$	Unsigned divide
		$R[\$rax] \leftarrow R[\$rdx]:R[\$rax] \div S$	

Special Arithmetic Operations. These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers %rdx and %rax are viewed as forming a single 128-bit oct word



### Code example

(x at %rbp+16, y at %rbp+24)

- movq 16(%rbp),%rax  $\rightarrow$ Put x in %rax
- imulq 24(%rbp) → Multiply by y
- pushq %rdx → Push high-order 64 bits
- pushl %rax → Push low-order 64 bits



### Yet, another example

(x at %rbp+16, y at %rbp+24)

- movq 16(%rbp),%rax →P
- cqto
- idivq 24(%rbp)
- pushq %rax
- pushq %rdx

- →Put x in %rax
- →Sign extend into %rdx
- → Divide by y
- $\rightarrow$ Push x / y
- →Push x % y



### Division with 32-bit operands

```
1 movl $7, %ecx # put the divisor into %ecx
2 movl $23, %eax # put the dividend into %eax
3 cltd # sign-extend %eax to %edx:%eax
4 idivl %ecx # divide the quad-word %edx:%eax by %ecx
```

#### Or:

```
1 movl $7, %ecx # put the divisor into %ecx
2 movl $23, %eax # put the dividend into %eax
3 cltq # sign-extend %eax to entire %rax
4 cqto # sign-extend %rax to %rdx:%rax
5 idivl %ecx # divide the oct-word %rdx:%rax by %ecx
```