Remi de Ferrieres X664611 CS 120A Section 021 Lab 6 – Timer Design – Laser surgery system Yann Abou Jaoude X663581

OVERVIEW:

In the first part of this lab, we worked on the implementation of a flight attendant call system using Verilog. We use the FPGA board to visualize the results. There were two buttons, on for lighting up a led, the other on to turn it off, all this using a clock source (internal).

In the second part we worked on the implementation of an FSM developed on Verilog (rising edge detector). Using the FPGA board, we wanted to visualize a clock rising edge and falling edge (led on for rising and off for falling edge). The clock frequency was too important at first (25MHz) so we had to include a bit of code to reduce this frequency to be able to notice the led with our eyes.

In the third part of the lab we worked on LED display time multiplexing. Implementing in Verilog a circuit.

ANALYSIS:

RECORDS:

Source Code Part1:


```
module Verilog lab 4(
input wire clk,
input wire call button ,
input wire cancel_button ,
output reg light state );
reg c state ;
// Combinatorial block
always @(*) begin
case ({call button, cancel button})
2'b00: c state = light state? 'd1:'d0;
2'b01: c state='d0;
2'b10: c state='d1;
2'b11: c_state='d1;
default : c_state = 'd0 ;
endcase
// Sequential block
always @( posedge clk ) begin
light state <= c state ;
endmodule
```

- UCF file Part1:

```
// Inputs
NET "clk" LOC = "B8";
NET "call_button" LOC = "A7";
NET "cancel_button" LOC = "M4";
// Outputs
NET "light_state" LOC = "M11";
```

- Simulation/Wave Form:





- Source code Part2:


```
`timescale 1ns / 1ps
module Verilog lab 4 2(
input wire clk,
input wire signall,
 output reg outedge
   );
wire slow_clk ;
reg [1:0] c_state ;
reg [1:0] r_state ;
localparam ZERO = 'd0;
localparam CHANGE = 'd1;
localparam ONE = 'd2;
// http://www-inst.eecs.berkeley.edu/~cs150/sp12/agenda/lec/lec17-FSM.pdf
clkdiv cl(clk, slow_clk);
// Comb. logic.
always @(*) begin
  case (r_state)
  ZERO : begin
         c_state = signal1 ? CHANGE : ZERO ;
outedge = 'd0 ;
          end
  CHANGE : begin
          c_state = signal1 ? ONE : ZERO ;
          outedge = 'd1 ;
          end
  ONE : begin
        c_state = signal1 ? ONE : ZERO ;
outedge = 'd0 ;
       end
   default : begin
           c_state = ZERO ;
            outedge = 'd0 ;
                                                                                 module clkdiv(clk,clk_out);
  endcase
                                                                                   output clk_out;
end
                                                                                   reg [15:0] COUNT;
// Seq. logic
                                                                                   assign clk_out=COUNT[15];
                                                                                   always @(posedge clk)
always @( posedge slow_clk ) begin
  r_state <= c_state ;</pre>
                                                                                   begin
COUNT = COUNT + 1;
end
                                                                                 endmodule
endmodule
```

- UCF file Part2:

```
// Inputs
NET "clk" LOC = "B8";
NET "signal1" LOC = "A7";
// Outputs
NET "outedge" LOC = "M5";
```

- Simulation/Wave Form part 2:





Source code part 3:

```
module dispmux_main_bh(
input clk , // Clock signal
input sw0, // Switch input
input sw1, // Switch input
input sw2, // Switch input
input sw3, // Switch input
input sw3, // Switch input
       output [3:0] an , // LED selector
       output [7:0] sseg // Segment signals
       wire [7:0] in0; wire [7:0] in1; wire [7:0] in2; wire [7:0] in3;
11
       // Module instantiation bcdto7led
12
       bcdto7led_bh c1(sw0, sw1, sw2, sw3, in0[0],in0[1],in0[2],in0[3], in0[4],in0[5],in0[6],in0[7] );
14
15
       bcdto7led_bh c2(sw0, sw1, sw2, sw3, in1[0],in1[1],in1[2],in1[3], in1[4],in1[5],in1[6],in1[7] );
17
18
       bcdto71ed_bh c3(sw0, sw1, sw2, sw3, in2[0],in2[1],in2[2],in2[3], in2[4],in2[5],in2[6],in2[7] );
20
22
       bcdto7led_bh c4(sw0, sw1, sw2, sw3, in3[0],in3[1],in3[2],in3[3], in3[4],in3[5],in3[6],in3[7] );
23
25
       // Module instantiation Mux
26
28
       disp_mux_bh c5(
        .clk (clk) ,
30
        .in0 (in0)
31
         .in1 (in1)
        .in2 (in2) ,
33
        .in3 (in3) ,
34
        .an (an) ,
         .sseg (sseg ) ) ;
36
37
       endmodule
       module bcdto7led_bh(
               input wire sw0 , // Switches
input wire sw1 ,
39
                                                                                                                   // Display in the module AN3
40
                                                                                                                   // Setting the segments signals
                                                                                                        60
61
                                                                                                                   a = 1'b1;
b = 1'b1;
41
                input wire sw2 ,
               input wire sw3 ,
output reg a , // LED segments
output reg b ,
42
                                                                                                        62
63
64
                                                                                                                   c = 1'b1;
d = 1'b1;
e = 1'b1;
f = 1'b1;
g = 1'b1;
43
45
               output reg c ,
                                                                                                        65
66
               output reg d ,
46
47
                output reg e ,
                                                                                                        67
68
69
70
71
72
73
74
75
76
77
                                                                                                                   h = 1'b1;
48
                output reg f ,
                output reg g ,
49
                                                                                                                   case ( bundle )
50
                output reg h
                                                                                                                   4'b00000 : begin // 0
                                                                                                                   a = 1'b0;
b = 1'b0;
51
                                                                                                                   c = 1'b0 ;

d = 1'b0 ;
53
           // Internal wire wire [3:0] bundle ;
54
                                                                                                                   e = 1'b0;
            assign bundle = {sw3,sw2,sw1,sw0 };
56
            always @(*) begin
```

The code continues with all the cases of each number display..

- UCF file part 3:

CONCLUSION:

The purpose of the lab is to introduce us to sequential logic. Although the result is very similar to the previous lab, the processing of information is quite different. In the previous lab we have seen combinatorial logic. All input arrived at the same time. From now on, we have an overview of the sequential logic: data entered at the input of the first flip-flop propagates in the following flip-flops to each signal of the clock.

DISCUSSION:

The system works. We thought we had a problem because the 4 digits were lit. The lab manual seemed to indicate that the result should be a simple hexadecimal counter. We thought only one digit would come on. That said, we did not want to change the piece of code given in manual. After a few attempts, the teacher told us that everything was normal. The only other problem is always to navigate the software. We often have to use the manual of previous labs.

To improve our system, we could:

- Make a 4-digit hexadecimal counter rather than having the same digit on the 4 displays.
- Increase the frequency of the clock, to make our system even more responsive.

QUESTIONS:

- 1. What will happen if the "clock" signal is of very low frequency (1 Hz)? There will have a big delay between the moment the button is pressed to the result. More precisely, we will have to wait until a rising edge. For a 1hz frequency, we may wait 0 to 1 sec.
- 2. Design a test-bench and verify the logic performance. We must test successively every input of the truth table. The results are seen on our waveform above.