Remi de Ferrieres
X664611
CS 120A Section 021
Lab 3 – Programming Combinatorial Logic on the Basys FPGA Board
Yann Abou Jaoude
X663581

OVERVIEW :

In this lab, we first took the lab_2 source code (decoder) and we applied it to the FPGA. Each combination of inputs lit up a led. In the next part we coded the Verilog module of the BCD-to-7seg along with the code that linked the inputs/outputs to the one on the basys2 board. Each combination of inputs displayed a hexadecimal digit on the basys2 board.

NEW CONCEPTS:

A field-programmable gate array (FPGA) is an integrated circuit (IC) that can be programmed in the field after manufacture. FPGAs are similar in principle to, but have vastly wider potential application than, programmable read-only memory (PROM) chips. FPGAs are used by engineers in the design of specialized ICs that can later be produced hard-wired in large quantities for distribution to computer manufacturers and end users.

BCD-to-7seg is a Display Decoder. A Display Decode is a combinational circuit which decodes and n-bit input value into a number of output lines to drive a display. 7-segment LED type displays provide a very convenient way of displaying information or digital data in the form of numbers, letters or even alpha-numerical characters. In our case we had to display the hexadecimal digit from 1 to 15 (F).

ANALYSIS:

Truth table of the 3x8 decoder :

E	A	B	C	D0	D1	D2	D3	D4	D5	D6	D7
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1							
1	0	0	1		1						
1	0	1	0			1					
1	0	1	1				1				
1	1	0	0					1			
1	1	0	1						1		
1	1	1	0							1	
1	1	1	1								1

Equations:

D0 = EA'B'C'
D1 = EA'B'C
D2 = EA'BC'
D3 = EA'BC
D4 = EAB'C'
D5 = EAB'C
D6 = EABC'
D7 = EABC

Truth table of the BCD-to-7seg :

Sw0	Sw1	Sw2	Sw3	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

RECORDS:

Source code Verilog module BCD-to-7seg :

```
21   module lab_3_verilogModule(
22         input wire sw0 , // Switches
23         input wire sw1 ,
24         input wire sw2 ,
25         input wire sw3 ,
26         output reg a , // LED segments
27         output reg b ,
28         output reg c ,
29         output reg d ,
30         output reg e ,
31         output reg f ,
32         output reg g ,
33         output reg an0, // LED display control
34         output reg an1,
35         output reg an2,
36         output reg an3
37
38       );
39
40      // Internal wire
41      wire [3:0] bundle ;
42      assign bundle = {sw3,sw2,sw1,sw0 } ;
43      always @(*) begin
44      // Setting the ANs signals
45      an0 = 1'b1;
46      an1 = 1'b1;
47      an2 = 1'b1;
48      an3 = 1'b0; // Display in the module AN3
49      // Setting the segments signals
50      a = 1'b1 ;
51      b = 1'b1 ;
52      c = 1'b1 ;
53      d = 1'b1 ;
54      e = 1'b1 ;
55      f = 1'b1 ;
56      g = 1'b1 ;
```

```
58      case ( bundle )
59      4'b0000 : begin // 0
60      a = 1'b0 ;
61      b = 1'b0 ;
62      c = 1'b0 ;
63      d = 1'b0 ;
64      e = 1'b0 ;
65      f = 1'b0 ;
66      end
67
68
69
70      4'b0001 : begin // 1
71      b = 1'b0 ;
72      c = 1'b0 ;
73      end
74
75
76
77      4'b0010 : begin // 2
78      a = 1'b0 ;
79      b = 1'b0 ;
80      g = 1'b0 ;
81      d = 1'b0 ;
82      e = 1'b0 ;
83      end
84
85
86
87      4'b0011 : begin // 3
88      a = 1'b0 ;
89      b = 1'b0 ;
90      c = 1'b0 ;
91      d = 1'b0 ;
92      g = 1'b0 ;
93      end
94
95
96
97      4'b0100 : begin // 4
98      b = 1'b0 ;
99      c = 1'b0 ;
100     g = 1'b0 ;
101     f = 1'b0 ;
102     end
103
104
105
106     4'b0101 : begin // 5
107     a = 1'b0 ;
108     c = 1'b0 ;
109     d = 1'b0 ;
110     g = 1'b0 ;
111     f = 1'b0 ;
112     end
```

Implementation constraint file :

```
# Inputs
NET "sw0" LOC = "N3";
NET "sw1" LOC = "E2";
NET "sw2" LOC = "F3";
NET "sw3" LOC = "G3";
# Outputs
NET "a" LOC = "L14";
NET "b" LOC = "H12";
NET "c" LOC = "N14";
NET "d" LOC = "N11";
NET "e" LOC = "P12";
NET "f" LOC = "L13";
NET "g" LOC = "M12";
// ANx
NET "an0" LOC = "F12";
NET "an1" LOC = "J12";
NET "an2" LOC = "M13";
NET "an3" LOC = "K14";
```

DISCUSSION:

The system works according to provided specifications . We had difficulties to navigate in the software. To improve the system, we can do a decimal rather than hexadecimal display using 2 digit We could also extend the system to display more digit

CONCLUSION:

Today we have learned to design a decoder. It is an example of a system using combinatorial logic. We have done a module that we can now use in any of our project. Every time we may have 4 inputs, we will be able to visualize them through a7 segment display.

QUESTIONS:

1. Can there be a difference in logical behavior between the intended logic entered and simulated and, the logic actually synthesized for FPGA? Why? Yes , there can be a difference. Our system is a simulation, witch use several gates to simulate one. Moreover, component are not perfect. This causes delay that can interfere with the logic 2. Why do we need a configuration file? For the verilog module, input and output are just variables. We need a configuration file to link them with real port of the FPGA. 3. Is there a functional difference in circuitry between Lab 1, Part 3andBasys board for this particular application? There is no functional difference. Both system have the same input and output. 4.What must be done in order to use switches SW3 and SW7 instead of SW0 and SW1? How about using LED5 instead of LED0? We just have to replace the port names in the .ucf file : For the switches, we can change P11 and L3 to B4 and N3. For the LEDwe can change M5 to N4.