

MOTOROLA

Advance Information 8K x 8 Bit Static Random Access Memory

ELECTRICALLY TESTED PER: MPG6264C

The 6264C is a 65,536-bit static random access memory organized as 8192 words of 8 bits, fabricated using Motorola's second-generation high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The chip enable pins (E1 and E2) are not clocks. Either pin, when asserted false, causes the part to enter a low-power standby mode. The part will remain in standby mode until both pins are asserted true again. The availability of active high and active low chip enable pins provides more system design flexibility than single chip enable devices.

The 6264C is available in a 600 mil, 28-pin ceramic DIL, and a 32-terminal ceramic LCCC package and features the standard JEDEC pinout.

- Single 5.0 V ± 10% Power Supply
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- 8K x 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Time 15, 20, 25, 35, 45, 55, 70 ns
- Low Power Dissipation 825 mW
- Fully TTL Compatible
- Three State Data Outputs

6264C

Commercial Plus and Mil/Aero Applications

AVAILABLE AS

1) JAN: N/A

2) SMD: Pending


3) 883: 6264C - XX/BXAJC X = CASE OUTLINE AS FOLLOWS:

PACKAGE: DIL: X

LCC: U

XX = Speed in ns (15, 20, 25, 35, 45, 55, 70)

The letter "M" appears after the speed on LCC



This document contains information on a new product. Specifications and information herein are subject to change without notice.

	BURN-IN CONDITIONS:												
	$\begin{split} &V_{CC} = 5.0 \text{ V(min)/ 6.0 V(max), R}_1 = 39.2 \text{ k}\Omega \pm 20\%, C_1 = 0.1 \mu\text{F} \pm 20\%, \\ &V_{H} = 3.0 \text{ V(min)/5.0 V(max), V}_{L} = -0.5 \text{ V(min)/0.0 V(max),} \end{split}$												
CP1:	100 kHz	CP6:	3.125 kHz	CP11:	97.66 Hz	CP16:	3.052 Hz						
CP2:	50 kHz	CP7:	1.563 kHz	CP12:	48.83 Hz	CP17:	1.526 Hz						
CP3:	25 kHz	CP8:	0.781 kHz	CP13:	24.41 Hz	CP18:	0.763 Hz						
CP4:	12.5 kHz	CP9:	0.391 kHz	CP14:	12.21 Hz	CP19:	0.382 Hz						
CP5:	6.25 kHz	CP10:	0.195 kHz	CP15:	6.104 Hz	CP20:	0.191 Hz						

PIN NAME and FUNCTIONS

A ₀ - A ₁₂ W E1, E2 G DQ ₀ - DQ ₇ VCC	Address Inputs Write Enable Chip Enable Output Enable Data Input/Output + 5.0 V Power Supply
V _{CC} V _{SS}	Ground
N.C.	No Connection

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit.

	TRUTH TABLE											
Ē1	E2	G	W	Mode	Supply Current	I/O Pin						
Н	×	Х	Х	Not Selected	ISB	High Z						
Х	L	Х	×	Not Selected	ISB	High Z						
L	Н	Н	Н	Output Disabled	lcc	High Z						
L	Н	L	Н	Read	Icc	DOUT						
L	Н	Х	L	Write	lcc	D _{IN}						

X = Don't Care

	PIN AS	SIGNMEN	ITS
Function	DIL	LCC 766A-01	Burn-In (Condition-D)
N.C.	1	2	N.C.
A ₁₂	2	3	CP4
A ₇	3	4	CP5
A ₈	4	5	CP6
A ₅	5	6	CP7
A ₄	6	7	CP8
A ₃	7	8	CP9
A ₂	8	9	CP10
A ₁	9	10	CP11
A ₀	10	11	CP12
DQ ₀	11	13	R ₁ to CP17
DQ ₁	12	14	R ₁ to CP17
DQ ₂	13	15	R ₁ to CP17
V _{SS}	14	16	GND
DQ3	15	18	R ₁ to CP17
DQ ₄	16	19	R ₁ to CP17
DQ ₅	17	20	R ₁ to CP17
DQ ₆	18	21	R ₁ to CP17
DQ ₇	19	22	R ₁ to CP17
Ē1	20	23	CP2
A ₁₀	21	24	CP13
G	22	25	CP1
A ₁₁	23	27	CP14
Ag	24	28	CP15
A8	25	29	CP16
E2	26	30	CP3
W	27	31	CP1
Vcc	28	32	V _{CC} , C ₁ to GND

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V _{IN} , V _{OUT}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	±20	mA
Power Dissipation (T _A = 25°C)	PD	1.0	w
Temperature Under Bias	T _{bias}	- 55 to +125	°C
Storage Temperature Range	T _{stg}	- 65 to +150	°C
Operating Temperature Range	TA	- 55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

MOTOROLA SC {MEMORY/ASI LSE D

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^{\circ}\text{C} \text{ to} + 125^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS											
Parameter	Symbol	Min	Max	Unit							
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	٧							
Input High Voltage	VIH	2.2	V _{CC} + 0.3								
Input Low Voltage	V _{IL}	- 0.3 *	0.8								

^{*} V_{IL} (min) = -0.5 Vdc; V_{IL} (min) = -3.0 Vdc (pulse width \leq 20 ns)


DC CHARACTERISTICS						
Parameter			Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})			ΊL	_	2.0	μА
Output Leakage Current ($\overline{E1} = V_{IH}$, $E2 = V_{IL}$, $V_{OUT} = 0$ to	V _{CC})	2.0	μА			
Operating Supply Current Cycle = Min, Duty = 100%	+25, +125°C -55°C	(15) (25)	ICCA ICCA	_	150 135	mA mA
TTL Standby Current (E1 = V _{IH} , or E2 = V _{IL})			I _{SB1}		35	mA
CMOS Standby Current (E1 ≥ V _{CC} - 2.0 V, E2 ≥ 0.2 V)	-		ISB2		20	mA
Output Low Voltage (I _{OL} = 8.0 mA)			VOL		0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)		-	VOH	2.4		V

CAPACITANCE (f = 1.0 MHz, T _A = 25°C, Sampled at initial device qualification and major redesign rather than 100% tested)									
	Characteristic	Symbol	Min	Тур	Max	Unit			
Input Capacitance	All Inputs Except DQ	C _{in}		5.0	10	pF			
I/O Capacitance	DQ	C _{I/O}	_	6.0	12	pF			

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Reference Level 1.5 V
Input Pulse levels 0 to 3.0 V
Input Rise/Falls Time 5.0 ns
Output Reference Level 1.5 V
Output Load See Figure 1




MOTOROLA SC {MEMORY/ASI 65E D

	Symbol	Symbol	6264C-15		6264C-20		6264C-25		6264C-35		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	J	110105
Write Cycle Time	tavav	twc	15	_	20	-	25		35	_	ns	
Address Setup Time	tAVWL	^t AS	0		0	_	0	_	0		ns	
Address Valid to End of Write	tavwh	tAW	10		15	-	20	<u> </u>	30	_	ns	
Write Pulse Width	twlwh	twp	10	_	15	_	20		30	_	ns	2
Data Valid to End of Write	tDVWH	tDW	5.0	_	10		15	_	25		ns	
Data Hold Time	twHDX	^t DH	0	_	0		0	_	0		ns	3
Write High to Output Low-Z	tWHQX	twLZ	0	_	0	-	0	-	0	_	ns	4

	Symbol	Symbol Alternate	6264C-45		6264C-55		6264C-70		Unit	Notes
Parameter	Standard		Min	Max	Min	Max	Min	Max	O III	110100
Write Cycle Time	†AVAV	twc	45	_	55		70		ns	
Address Setup Time	tavwl	†AS	0	-	0		0		ns	_
Address Valid to End of Write	†AVWH	tAW	40		50	<u> </u>	65		ns	
Write Pulse Width	twLwH	twp	40		50		65		ns	2
Data Valid to End of Write	t _{DVWH}	tDW	35	-	45		60		ns	
Data Hold Time	twhox	tDH	0	_	0	Γ	0		ns	3
Write High to Output Low-Z	twhax	tWLZ	0		0	_	0		ns	4

NOTES:

- 1. A write cycle starts at the latest transition of a low $\overline{E1}$, or low \overline{W} or high E2. A write cycle ends at the earliest transition of a high $\overline{E1}$, high \overline{W} or low E2
- 2. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high then the outputs will remain in a high impedance state.
- 3. During this time the output pins may be in the output state. Signals of opposite phase to the outputs must not be applied at this time.
- 4. All high-Z AND low-Z parameters are considered in a high or low impedance state when the output has made a 500 mW transition from the previous steady state voltage.



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA SC {MEMORY/ASI LSE D

0

0

0

tAS

WRITE CYCLE 2 (See Note 1)											
Parameter	Symbol	Symbol	6264C-45		6264C-55		6264C-70		Ī		
- Gramotor	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	†AVAV	twc	45		55	_	70	_	ns		
Address Setup Time	†AVEL	†AS	0	_	0	_	0		ns	<u> </u>	

NOTES:


- 1. A write cycle starts at the latest transition of a low $\overline{E1}$, or low \overline{W} or high E2. A write cycle ends at the earliest transition of a high $\overline{E1}$, high \overline{W} or low E2
- 2. E1 and E2 timing are identical when E2 signals are inverted.

tAVEL

MOTOROLA SC (MEMORY/ASI 65E D

0

ns



Parameter	Symbol	Symbol Alternate	6264C-15		6264C-20		6264C-25		6264C-35		l I mia	
	Standard		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	15	_	20	_	25	_	35		ns	
Address Access Time	tAVQV	tAA		15	_	20		25	_	35	ns	-
E1 Access Time	t _{E1LQV}	tAC1		15	_	20	_	25	_	35	ns	t <u> </u>
E2 Access Time	tE2HQV	tAC2	_	15		20	_	25		35	ns	
G Access Time	†GLQV	tOE	_	12	_	15	_	20		25	ns	
Chip Enable to Output Low-Z	tE1LQX, tE2HQX	[†] CLZ	5.0	_	5.0	-	5.0	_	5.0	_	ns	2
Output Enable to Output Low-Z	tGLQX	tOLZ	0	_	0	_	0	_	0	_	ns	2
Chip Enable to Output High-Z	tE1HQZ, tE2LQZ	^t CHZ	_	5.0	_	10	_	15	_	20	ns	2, 3
Output Enable to Output High-Z	tGHQZ	tOHZ		5.0		10	_	15		20	ns	2,3

NOTES:

- 1. $\overline{\mathbf{W}}$ is high at all times for read cycles.
- 2. All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 500 mV transition from the previous steady state voltage.
- 3. This parameter is sampled and not 100% tested.

Parameter	Symbol Standard	Symbol Alternate	6264C-45		6264C-55		6264C-70		Unit	Notes
			Min	Max	Min	Max	Min	Max	Olik	110163
Read Cycle Time	tavav	tRC	45		55		70		ns	
Address Access Time	tAVQV	[†] AA	T -	45	_	55	_	70	ns	
E1 Access Time	t _{E1LQV}	^t AC1	_	45	_	55		70	ns	_
E2 Access Time	tE2HQV	[†] AC2	_	45		55		70	ns	
G Access Time	^t GLQV	^t OE		30		35		40	ns	_
Chip Enable to Output Low-Z	tE1LQX, tE2HQX	[†] CLZ	5.0	_	5.0		5.0		ns	2
Output Enable to Output Low-Z	t _{GLQX}	tOLZ	0	l –	0	Ī — .	0		ns	2
Chip Enable to Output High-Z	tE1HQZ, tE2LQZ	^t CHZ	_	25	_	30		35	ns	2, 3
Output Enable to Output High-Z	tGHQZ	tOHZ		25	_	30		35	ns	2, 3

NOTES:

- 1. $\overline{\mathbf{W}}$ is high at all times for read cycles.
- 2. All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 500 mV transition from the previous steady state voltage.
- 3. This parameter is sampled and not 100% tested.

MOTOROLA SC (MEMORY/ASI 65E D

