1 alu.vhd

```
library ieee;
        ieee.std logic 1164.all;
                                                          -- library import
       ieee.std logic signed.all;
       ieee.numeric std.all;
entity alu is
                in std_logic_vector(31 downto 0 ); --inputs of alu
    port(a,b:
         opcode:in std_logic_vector(31 downto 0); --opcode of alu result:out std_logic_vector(31 downto 0); --output of alu clk: in std_logic --clock excitation
    );
end entity alu;
architecture sample of alu is
    signal int a:integer;
    --store interger input numbers
    signal int b:integer;
    begin
        process (clk)
        --different functions of alu unit
        begin
             int a <= conv integer(a);</pre>
             --convert Binary number into Decimal number
             int b<=conv_integer(b);</pre>
             case opcode is
             when "000100" =>
             result <= std logic vector(to signed(int a+int b, 32));
             -- plus
             when "001101" =>
             result <= std logic vector(to signed(int a-int b, 32));
             -- subtraction
             when "001000" =>
                 if (int_a<0) then</pre>
                      result <= std logic vector(to signed(0-int a, 32));
                 else
                      -- Absolute value of input a
                      result<= std_logic_vector(to signed(int a, 32));</pre>
                 end if;
             when "000111" =>
                 result <= std logic vector(to signed(0-int a, 32));
                 -- Opposite number of input a
             when "001010" =>
                 if (int b<0) then</pre>
                 result<= std_logic_vector(to_signed(0-int_b, 32));</pre>
                  -- Absolute value of input b
                 else
                 result <= std logic vector(to signed(int b, 32));
                 end if;
             when "000101" =>
                 result <= std logic vector(to signed(0-int b, 32));
             when "001011" =>
   -- Opposite number of input b
                 result <= a or b;
                                                           -- a or b
             when "001100" =>
                 result <= not a;
                                                           -- not a
             when "001110" =>
                 result <= not b;
                                                           -- not b
```

Active-HDL Student Edition

```
when "000011" =>
    result<=a and b;
    when "001111" =>
        result<=a xor b;
    when others =>
    end case;
    end process;
end architecture sample;
-- result=a and b
-- result=a xor b
```