


Left = Ldrann - 2Lp 输入电压 Vas 会由直流的 Vas 和交流的 Vgs 铟戌(Vas = Vas + Vgs) 对于直流部分,我们可以用直流电路来正出了。 / 先比 Vos 是否 > Vas - Vry 来判断是否络和 南着是否需要考虑 channel - length modulation (例). 公式场为 NMOS 卷) 对于Io:①不能和(triode region)—>V65-V7N>V65>0 Body effect: $y = \frac{\int 29 \, \xi_{si} \, N_{sul}}{C_{ox}}$ ID = (Min Cox (W) [(Vas - VTH) Vos - \$ Vos] 不考虑. 时 Vin= Vino 考虑时 VTH- VTHO + Y(J24F+VSB - J24F) ② % 和并且 考虑 channel - length modulation $I_{D} = \frac{1}{2} \mu_{n} C_{OX} \left(\frac{W}{L_{eff}} \right) \left(V_{GS} - V_{TH} \right)^{2} \left(1 + \lambda V_{DS} \right) \stackrel{\leftrightarrow}{\partial_{X}} I_{D} = \frac{1}{2} \mu_{n} C_{OX} \left(\frac{W}{L_{eff} - \Delta L} \right) \left(V_{GS} - V_{TH} \right)^{2}$ ③発和但不考底 channel - length modulation $I_0 = \frac{1}{2} \mu_n C_{OX} \left(\frac{W}{Leff} \right) \left(V_{GS} - V_{TH} \right)^2$ 求定 ID 之后才掩进 small signal 分析: $g_{m} = \sqrt{\frac{2J_{D}}{V_{AS} - V_{TH}}} = \sqrt{\frac{2}{\mu_{m}} C_{OX} - \frac{W}{L_{OX}} I_{D}} = \frac{\mu_{m} C_{OX} - \frac{W}{L_{OX}} (V_{AS} - V_{TH})}{\sqrt{\frac{2}{\mu_{m}} C_{OX} (\frac{W}{L}) I_{D}} (I + \lambda V_{DS})} = \frac{\mu_{m} C_{OX} - \frac{W}{L} (V_{AS} - V_{TH})}{(I + \lambda V_{DS})}$ 不考虑 Channel 考底 Channel $\Gamma_0 = \begin{cases} 0 & \text{7.1 is } \text{Channel} \\ 1 & \text{I} \\ \hline \frac{1}{3} \mu_n \text{Cox} & \frac{W}{\text{Leff-ol}} (V_{as} - V_{TH})^2 \cdot \lambda \end{cases} = \frac{1}{\text{Ip} \cdot \lambda}$ 秀庶 Channel $g_{mb} = \sqrt{\frac{7}{2\sqrt{2\phi_F + V_{CB}}}} = \sqrt{\frac{9}{9}}$ # # body effect Vone / Vin Vgs / Vone Grate: 柳椒 Source: 源极 Drain:滿板 (ps: PMOS管公式加硷对值就行)




MOSFET的参数之一,称为阈值电压(Threshold Voltage),来表示。 在集成电路设计和应用中,需要考虑体效应,尤其是在高度集成的CMOS电路中。通过了解 体效应的影响,工程师可以更好地优化MOSFET的特性,以确保电路的性能和可靠性。

在高电压或高电流的工作条件下,沟道长度调制会成为一个显著影响MOSFET工作的因素。 这可以导致MOSFET的输出电流不再是一个固定的值,而是与VDS有关。为了准确建模和设

计MOSFET电路,工程师需要考虑沟道长度调制效应,特别是在高性能和高精度的电路应用

CS with Resistive Load




If no channel-length and body effect:


$$A_{v} = \frac{v_{out}}{v_{in}} = -g_{m1}R_{D} \tag{1}$$

No body effect:

$$A_{v} = -g_{m1}(R_{D} \parallel r_{o1}) \tag{2}$$

CS with Diode-connected Load






NMOS:

$$A_{\rm v} = -\sqrt{\frac{(W/L)_1}{(W/L)_2}} \frac{1}{1+\eta} \qquad \eta = g_{\rm mb2}/g_{\rm m2}$$
 (3)


PMOS:

$$A_{\rm v} = -\sqrt{\frac{\mu_{\rm n}(W/L)_1}{\mu_{\rm p}(W/L)_2}} \tag{4}$$

CS with Current Source Load




Source Follower



$$A_{v} = \frac{g_{m}R_{S}}{1 + g_{m}R_{S}(1 + \eta)} = \frac{g_{m}R_{S}}{1 + (g_{m} + g_{mb})R_{S}} \approx \frac{1}{1 + \eta}$$
 (6)


Common Gate




$$R_{in} = \frac{R_D + r_o}{1 + (g_m + g_{mb})r_o} \begin{cases} \text{If } R_D = 0 & R_{in} = r_o \parallel \frac{1}{g_m} \parallel \frac{1}{g_{mb}} \\ \text{If } R_D = \infty & R_{in} = \infty \end{cases}$$

$$R_{out} = [R_S + r_{o1} + (g_{m1} + g_{mb1})r_{o1}R_S] \parallel R_D$$
 (8)

Cascode



Cascode




$$G_{m} = -g_{m1} \frac{r_{o1}}{r_{o1} + \left(r_{o2} \parallel \frac{1}{g_{m2} + g_{mb2}}\right)}$$
(11)


$$R_{out} = r_{o1} + r_{o2} + \left(g_{m2} + g_{mb2}\right)r_{o2}r_{o1}$$
(12)

$$A_{v} = G_{m}R_{out}$$
(13)


Cascode



Differential Pair




Differential Pair with MOS Loads



$$A_{DM} = -g_{m1,2}(r_{o1,2} \parallel r_{o3,4})$$
 (20)

Differential Pair with Cascode Loads



$$A_{DM} \cong -g_{m1,2}[(g_{m3,4} + gmb_{3,4})r_{o3,4}r_{o1,2} \parallel (g_{m5,6} + g_{mb5,6})r_{o5,6}r_{o7,8}]$$
(21)

Current Mirror

at most 4 MOSFET

