



# CS/SE 3340 Computer Architecture







#### **More MIPS Instructions**

Based on slides from Prof. Aviral Shrivastava of ASU

#### Questions

- How to assemble MIPS assembly language statements to machine code?
- How does the processor access info. In memory?
- What is the functional view of the MIPS processor?
- How to access an array item with a constant/variable index?
- How to load/store a byte?






#### MIPS Instruction Set Architecture • Instruction Categories Main memory Register File Arithmetic Data transfer (load/store) Jump and Branch r0 - r31 - Floating Point coprocessor - Memory Management Special What do MIPS instructions operate on? MIPS's three instruction formats: shamt funct op rs rt immediate rt op rs 5 jump target op

# MIPS Register File

- All source operands of arithmetic instructions must be <u>registers</u> from the MIPS register file
- All destination operand of arithmetic instructions must be written to a <u>register</u> of the MIPS register file
- Register file has thirty-two 32bit registers
- In MIPS assembly language register names start with a '\$'



# MIPS Registers (recap\*)


Register	Name	<u>Usage</u>		
0	\$zero	constant 0		
1	\$at	Reserved for assembler (pseudo-instructions)		
2-3	\$v0,\$v1	Return function values		
4-7	\$a0-\$a3	Function arguments		
8-15 and	\$t0-\$t7,	Temporaries (not preserved across call)		
24-25	\$t8,\$t9			
16-23	\$s0 <b>-</b> \$s7	Save registers (preserved across call)		
26-27	\$k0,\$k1	Reserved for kernel/OS		
28	\$gp	Pointer to global data area		
29	\$sp	Stack pointer. MARS initializes to 0x7FFF FFFC		
30	\$fp	Frame pointer		
31	\$ra	Return address, used by "link" instruction (HW)		


\*Slide 5 of session 03

7

## Processor and Main Memory

- Main memory is viewed as a single-dimension array of bytes, each of these has an <u>address</u>
  - A memory address is an index into the array
- How to access bytes in main memory?





#### **MIPS Arithmetic Instructions**


• MIPS assembly language arithmetic instructions examples


what instruction format are these?

- Each arithmetic instruction performs only one operation
- Each arithmetic instruction specifies exactly three operands

destination 
source1 op source2

- All operands are registers!
  - \$t0, \$s1,\$s2 are in Register File
- · Order of operands is fixed





#### **Accessing Main Memory**

MIPS provides two basic data transfer instructions for accessing memory

```
lw $t0, 4($s3) #load word from memory
sw $t0, 8($s3) #store word to memory
16
```

- The data transfer instruction must specify
  - Memory address
  - Register source or destination
- The memory address is determined by
  - the content of the second register, and
  - the constant portion of the instruction
- Let's assume register \$s3 contains 8 ...

13

## MIPS Memory Addressing

- The memory address is calculated by summing the constant portion of the instruction and the contents of the second (base) register
- Assuming \$s3 contains the value 8

```
lw $t0, 4($s3) # what is loaded into $t0?
sw $t0, 8($s3) # where $t0's content is stored?
```




#### How to Access an Array?

- What is the MIPS assembly code for the following?
   A[8] = A[2] b
- M[O] M[Z]

Assuming

- Variable b is stored in \$s2
- A is an array of words and the base address of A is in \$s3



15


# Assessing Array with a Variable Index

- What is the MIPS assembly code for the following?
  - c = A[i] b
- Assuming
  - A is an array of n (e.g. 100) words
  - Base of A is in register \$s4
  - Variables b, c, and i are in \$s1, \$s2, and \$s3

```
add $t1, $s3, $s3 #array index i is in $s3
add $t1, $t1, $t1 #temp reg $t1 holds 4*i
add $t1, $t1, $s4 #addr of A[i]
lw $t0, 0($t1)
sub $s2, $t0, $s1
```


#### Assembly of Load-word Instruction

- Now let's look at the load-word and store-word instructions
  - What would the regularity principle dictate?
  - New principle: good design demands a compromise
- Introduce a new type of instruction format
  - I-type (Immediate)
  - (previous instruction format was R-type)



17

#### Assembly of Store-word Instruction



- A 16-bit number means access is limited to memory locations within a region of  $\pm 2^{13}$  or 8,192 words ( $\pm 2^{15}$  or 32,768 bytes) of the address in the base register \$s2
- How do we access to memory locations outside of this region?

#### Loading and Storing Bytes

MIPS provides special instructions to move bytes

```
1b $t0, 1($s3) #load byte from memory
sb $t0, 6($s3) #store byte to memory
```

- Which byte in a word (4 bytes) that gets loaded and stored?
  - 1b places the byte from memory in the rightmost 8 bits (LSB) of the destination register – what happens to the other bytes?
  - sb takes the byte from the rightmost 8 bits of a register and writes it to a byte in memory

go	rs	rt	16 bit number

19

20

#### Example of Load and Store Bytes

 Given following code sequence and memory state (contents are given in hexadecimal and the processor use big Endian format), what is the state of the memory after executing the code?

```
$s3, $zero, $zero
         add
         1b
                $t0, 1($s3)
                                    mem(4) = 0xFFFF70FF
         sb
                $t0, 6($s3)
                         What value is left in $t0?
                    24
     0000000
                    20
     0000000
                             $t0 = 0x00000070
Memory
     0000000
                    16
                         ■ What if the machine was little Endian?
                    12
     10000010
                             mem(4) = 0xFF12FFFF
     01000402
                    8
                             $t0 = 0x00000012
     FFFFFFF
                    4
     007012A0
                    0
        Data
                Byte Address (Decimal)
```

## MIPS Instructions Covered

Category	Instr	Op Code	Example	Meaning
Arithmetic (R format)	add	0 and 0x20	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	0 and 0x22	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Data	load word	0x23	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
transfer	load byte	0x20		
(I format)	store word	0x2B	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1
	store byte	0x28		