UTD

CS/SE 3340
Computer Architecture

Application

Operating System

Compiler Firmware

Instruction Set Architecture

Instr. Set Proc. I/O system

Datapath & Control

Digital Design

Circuit Design

Layout

Introduction to MIPS Assembly Language

*Adapted from "Computer Organization and Design, 4th Ed." by D. Patterson and J. Hennessy*

Questions

- What are the abstraction levels of a computer?
- How to 'instruct' the processor to process information
- What is the process to translate a HLL program to an executable and run it on a computer?
- How to write a MIPS assembly language statement?
- How to use MARS to develop MIPS assembly language programs?

2

```
root@(none):~
Breakpoint 2, main (argc=1, argv=0x3ffe0) at simple.c:16
16            printf ("c=%d\n", c);
(gdb) print c
$1 = 21
(gdb) x /8i $pc
0x238 <main+72>:      ila    $3,0xf500 <.rodata>
0x23c <main+76>:      lqd    $4,32($1)        # 20
0x240 <main+80>:      brsl   $0,0x558 <printf>      # 558
0x244 <main+84>:      il     $2,0
0x248 <main+88>:      ori    $3,$2,0
0x24c <main+92>:      ai     $1,$1,80        # 50
0x250 <main+96>:      lqd    $0,16($1)
0x254 <main+100>:     bi     $0
(gdb) nexti
0x0000023c      16            printf ("c=%d\n", c);
(gdb) nexti
0x00000240      16            printf ("c=%d\n", c);
(gdb) print $r4
$2 = {uint128 = 0x000000150000000010013020000000020, v4_float = {
    2.94272678e-44, 0, 2.54778383e-29, 4.48415509e-44}, v4_int32 = {21, 0,
    268513312, 32}, v8_int16 = {0, 21, 0, 0, 4097, 12320, 0, 32},
  v16_int8 = "\000\000\000\025\000\000\000\000\000\020\0010 \000\000\000 "}
(gdb) print $r4.v4_int32[0]
$3 = 21
(gdb)
```

MIPS Assembly Language Programming

Robert L. Britton

3

Computer Abstraction Levels

Level 5   Problem-oriented language level
           Translation (compiler)
Level 4   Assembly language level
           Translation (assembler)
Level 3   Operating system machine level
           Partial interpretation (operating system)
Level 2   Instruction set architecture level
           Interpretation (microprogram) or direct execution
Level 1   Microarchitecture level
           Hardware
Level 0   Digital logic level

4

2

MIPS CPU Functional Model


```
                    +-------------------------+         +---------------------------+
                    |  Control Unit           |<--------|  Coprocessor_0            |
                    |                         |         |  Exception Handler        |
                    |  Program Counter        |         |  Status Register          |
                    +-------------------------+         |  Cause Register           |
                                                        +---------------------------+
                         |       Immediate
        Rd          +--------------------+
                    |  Register File     |  Rs          +---------------------------+
              0     |                    |------------->|  ALU                      |
              .     |  32 registers      |              |  Arithmetic Logical       |
              .     |  (32 bit/register) |  Rt          |  Unit                     |
             31     |                    |------------->|---------------------------|
                    +--------------------+              |  Hi/Lo register pair (64) |
                                                        +---------------------------+
```

32 bit address and 32 bit data buses

0x00000000

MEMORY   Linear array of binary word (bytes)
RAM, ROM, IO Devices

0xFFFFFFFF

5

MIPS Registers

Register	Name	Usage
0	$zero	constant 0
1	$at	Reserved for assembler (pseudo-instructions)
2-3	$v0,$v1	Return function values
4-7	$a0-$a3	Function arguments
8-15 and	$t0-$t7,	Temporaries (not preserved across call)
24-25	$t8,$t9	
16-23	$s0-$s7	Save registers (preserved across call)
26-27	$k0,$k1	Reserved for kernel/OS
28	$gp	Pointer to global data area
29	$sp	Stack pointer. MARS initializes to 0x7FFF FFFC
30	$fp	Frame pointer
31	$ra	Return address, used by "link" instruction (HW)

6

3

# From HLL to Executable


```
#include <stdio.h>

int
main (int argc, char *argv[])
{
    int i;
    int sum = 0;

    for (i = 0; i <= 100; i = i + 1) sum = sum + i * i;
    printf ("The sum from 0 .. 100 is %d\n", sum);
}
```

7

Assembler

Why multiple object files?

8

4

Object Files and Linker

Object file format on Unix

9

Object Code

```
0010011110111101111111111100000    addiu   $29, $29, -32
1010111110111111000000000010100    sw      $31, 20($29)
1010111110100100000000000100000    sw      $4,  32($29)
1010111110100101000000000100100    sw      $5,  36($29)
1010111110100000000000000011000    sw      $0,  24($29)
1010111110100000000000000011100    sw      $0,  28($29)
1000111110101110000000000011100    lw      $14, 28($29)
1000111110111000000000000011000    lw      $24, 24($29)
0000000111001110000000000011001    multu   $14, $14
0010010111001000000000000000001    addiu   $8,  $14, 1
0010100100000001000000001100101    slti    $1,  $8, 101
1010111110101000000000000011100    sw      $8,  28($29)
0000000000000000011110000010010    mflo    $15
0000001100011111100100000100001    addu    $25, $24, $15
0001010000100000111111111110111    bne     $1,  $0, -9
1010111110111001000000000011000    sw      $25, 24($29)
0011110000000100000100000000000    lui     $4,  4096
1000111110100101000000000011000    lw      $5,  24($29)
0000110000010000000000000011101    jal     1048812
0010010010001000000010000110000    addiu   $4,  $4, 1072
1000111110111111000000000010100    lw      $31, 20($29)
0010011110111101000000000010000    addiu   $29, $29, 32
0000001111100000000000000001000    jr      $31
0000000000000000001000000100001    move    $2,  $0
```

10

Assembly Language

```
        .text
        .align  2
        .globl  main
main:
        subu    $sp, $sp, 32
        sw      $ra, 20($sp)
        sd      $a0, 32($sp)
        sw      $0,  24($sp)
        sw      $0,  28($sp)
loop:
        lw      $t6, 28($sp)
        mul     $t7, $t6, $t6
        lw      $t8, 24($sp)
        addu    $t9, $t8, $t7
        sw      $t9, 24($sp)
        addu    $t0, $t6, 1
        sw      $t0, 28($sp)
        ble     $t0, 100, loop
        la      $a0, str
        lw      $a1, 24($sp)
        jal     printf
        move    $v0, $0
        lw      $ra, 20($sp)
        addu    $sp, $sp, 32
        jr      $ra


        .data
        .align  0
str:
        .asciiz "The sum from 0 .. 100 is %d\n"
```

Assembly Instruction Format

[label:]   operation   [operand1 [, operand2   [, operand3]]]   [# [comment]]

1. Labels: A symbol string associated with a specific memory address
2. Operations:
   a) Assembler directive
   b) Machine instruction
3. Operands:
   a. Register names   (i.e. $0, $29, named: $a0, 0($t0)),
   b. Immediate value   Numeric expression
   c. Address label   (instruction or data, i.e. Loop2, myVal:)
4. Comments: Text string from # symbol to end of line.
            Ignored by assembler.

Assembly Instruction Format – Example

Label

```
sum:    add  $t2, $t1, $t0  #  3 register operands
        addi $sp, $sp, -4   #  2 reg operands and
                            #  immediate value
        beq  $t3, $t2, sum  #  2 reg operands and
                            #    a label(addr)
        j    sum            #    label
```

Operation   Operands   Comments

13

MIPS Assembly Language Syntax

- Numbers are base **10**
- Hex numbers are preceded **"0x"**
- Special string characters:
  - a) newline   \n
  - b) tab   \t
  - c) quote   \"
- Labels are followed by ":"
- Identifiers begin with letter and may contain alphanumeric, underscore, and dots

  Note: keywords and instruction opcodes can not be used as identifiers
- Comments begin with a "#" symbols and run to end-of-line
- Assembly language statements cannot be split across multiple lines

14

7

Assembler Directives

- Instructions understood by the assembler, not by the CPU
  - Start with a '.'
  - Executed by assembler at assembly time, not at run-time
- Directives for allocating data items
  - e.g. .word,.half,.byte,.asciiz, …
- Directives for segments information
  - e.g. .data,.text
- Symbol related directives
  - e.g. .globl

15

Useful Assembler Directives

.data   Subsequent data items stored in user(kernel) data segment(.kdata)

.text   Subsequent items are stored in user(kernel) text segment (.ktext)

.asciiz str   Store ascii string in memory and '\0' terminate

.word w1,…   Store 32 bit words in memory

.half h1,…   Store 16 bit half-words in memory

.byte b1,…   Store 8 bit bytes in memory

.double d1,… Store 64 bit words in memory

.space nbytes Allocate nbytes of space in current segment

.globl sym   Declare sym global. Can be referenced from other object files

.align n   Align next datum on a 2^n boundary

16

MIPS Assembly Program Example

```
 # Program name, description  and comments
     .data               # data segment
item: .word   10         # define/name a variable
                         # and initial value
     .text               #  code segment
     .globl  main        # symbol main is global;
main:                    # your code goes here
     lw      $t0, item
     …
     …
     li      $v0, 10    # exit to kernel
     syscall            #  system call (OS)
     .end
```

17

Assembly Language Instructions

- Two types: *native* and *pseudo*
  - Does not make any differences from programming point of view
- Native instructions
  - Directly understood by machine, i.e. one-to-one encoding to machine code
  - Example: **add Rd, Rs, Rt**
- Pseudo instructions
  - Sugar-coated for programmers
  - May be consisted of one or more native instructions
  - Example: **move Rd, Rs**

18

MIPS Assembly Language Instructions

MIPS Core Instructions	Operation	Operands	Size/Clock Cycles
Add:	add	Rd, Rs, Rt	1/1
Add Immediate:	addi	Rt, Rs, Imm	1/1
Add Immediate Unsigned:	addiu	Rt, Rs, Imm	1/1
Add Unsigned:	addu	Rd, Rs, Rt	1/1
And:	and	Rd, Rs, Rt	1/1
And Immediate:	andi	Rt, Rs, Imm	1/1
Branch if Equal:	beq	Rs, Rt, Label	1/1
Branch if Not Equal:	bne	Rs, Rt, Label	1/1
Jump:	j	Label	1/1
Jump and Link:	jal	Label	1/1
Jump Register:	jr	Rs	1/1
Load Byte:	lb	Rt, offset(Rs)	1/1
Load Byte Unsigned:	lbu	Rt, offset(Rs)	1/1
Load Upper Immediate:	lui	Rt, Imm	1/1
Load Word:	lw	Rt, offset(Rs)	1/1
Or:	or	Rd, Rs, Rt	1/1
Or Immediate:	ori	Rt, Rs, Imm	1/1
Set on Less Than:	slt	Rd, Rt, Rs	1/1
Set on Less Than Immediate:	slti	Rt, Rs, Imm	1/1
Set on Less Than Immediate Unsigned:	sltiu	Rt, Rs, Imm	1/1
Set on Less Than Unsigned:	sltu	Rd, Rt, Rs	1/1
Shift Left Logical:	sll	Rd, Rt, sa	1/1
Shift Right Logical:	srl	Rd, Rt, sa	1/1
Subtract:	sub	Rd, Rs, Rt	1/1
Subtract Unsigned:	subu	Rd, Rs, Rt	1/1
Store Byte:	sb	Rt, offset(Rs)	1/1
Store Word:	sw	Rt, offset(Rs)	1/1

MIPS Arithmetic Core Instructions	Operation	Operands	Size/Clock Cycles
Divide:	div	Rs, Rt	1/38
Divide Unsigned:	divu	Rs, Rt	1/38
Move From High:	mfhi	Rd	1/1
Move From Low:	mflo	Rd	1/1
Multiply:	mult	Rs, Rt	1/32
Multiply Unsigned:	multu	Rs, Rt	1/32

19

MIPS Assembly Language Instructions – cont'd

MIPS Instructions (remaining)	Operations	Operands	Size/Clock Cycles
Branch if Greater Than or Equal to Zero:	bgez	Rs, Label	1/1
Branch if Greater Than or Equal to Zero and Link:	bgezal	Rs, Label	1/1
Branch if Greater Than Zero:	bgtz	Rs, Label	1/1
Branch if Less Than or Equal to Zero:	blez	Rs, Label	1/1
Branch if Less Than Zero and Link:	bltzal	Rs, Label	1/1
Branch if Less Than Zero:	bltz	Rs, Label	1/1
Cause Exception:	break		1/1
Exclusive Or:	xor	Rd, Rs, Rt	1/1
Exclusive Or Immediate:	xori	Rt, Rs, Imm	1/1
Jump and Link Register:	jalr	Rd, Rs	1/1
Load Halfword:	lh	Rt, offset(Rs)	1/1
Load Halfword Unsigned:	lhu	Rt, offset(Rs)	1/1
Load Word Left:	lwl	Rt, offset(Rs)	1/1
Load Word Right:	lwr	Rt, offset(Rs)	1/1
Move to High:	mthi	Rs	1/1
Move to Low:	mtlo	Rs	1/1
Nor:	nor	Rd, Rs, Rt	1/1
Return from Exception	rfe		1/1
Shift Left Logical Variable:	sllv	Rd, Rt, Rs	1/1
Shift Right Arithmetic:	sra	Rd, Rt, sa	1/1
Shift Right Arithmetic Variable:	srav	Rd, Rt, Rs	1/1
Shift Right Logical Variable:	srlv	Rd, Rt, Rs	1/1
Store Halfword:	sh	Rt, offset(Rs)	1/1
Store Word Left:	swl	Rt, offset(Rs)	1/1
Store Word Right:	swr	Rt, offset(Rs)	1/1
System Call:	syscall		1/1

Operands
1) Register names   _Rd, Rs, Rt_ (d=destination, s=source, t=second source/dest)
2) Immediate value   Imm, sa, offset (Numeric expr= 16 bits,shift amount, offset)
3) Address label   Label (28 or 16 bits)

20

MIPS Assembly Language Instructions – cont'd

Pseudo Instructions	Operations	Operands	Size/Clock Cycles
Absolute Value:	abs	Rd, Rs	3/3
Branch if Equal to Zero:	beqz	Rs, Label	1/1
Branch if Greater Than or Equal :	bge	Rs, Rt, Label	2/2
Branch if Greater Than or Equal Unsigned:	bgeu	Rs, Rt, Label	2/2
Branch if Greater Than:	bgt	Rs, Rt, Label	2/2
Branch if Greater Than Unsigned:	bgtu	Rs, Rt, Label	2/2
Branch if Less Than or Equal:	ble	Rs, Rt, Label	2/2
Branch if Less Than or Equal Unsigned:	bleu	Rs, Rt, Label	2/2
Branch if Less Than:	blt	Rs, Rt, Label	2/2
Branch if Less Than Unsigned:	bltu	Rs, Rt, Label	2/2
Branch if Not Equal to Zero:	bnez	Rs, Label	1/1
Branch Unconditional:	b	Label	1/1
Divide:	div	Rd, Rs, Rt	4/41
Divide Unsigned:	divu	Rd, Rs, Rt	4/41
Load Address:	la	Rd, Label	2/2
Load Double:	ld	Rd, Label	2/2
Load Immediate:	li	Rd, value	2/2
Move:	move	Rd, Rs	1/1
Multiply:	mul	Rd, Rs, Rt	1/33
Multiply (with overflow exception):	mulo	Rd, Rs, Rt	7/37
Multiply Unsigned (with overflow exception):	mulou	Rd, Rs, Rt	5/35

21

MIPS Assembly Language Instructions – cont'd

Pseudo Instructions	Operations	Operands	Size/Clock Cycles
Negate:	neg	Rd, Rs	1/1
Negate Unsigned:	negu	Rd, Rs	1/1
Not:	not	Rd, Rs	1/1
Nop:	nop		1/1
Remainder:	rem	Rd, Rs, Rt	4/41
Remainder Unsigned:	remu	Rd, Rs, Rt	4/41
Rotate Left:	rol	Rd, Rs, sa	3/3
Rotate Right	ror	Rd, Rs, sa	3/3
Rotate Left, variable:	rol	Rd, Rs, Rt	4/4
Rotate Right, variable	ror	Rd, Rs,Rt	4/4
Set on Equal:	seq	Rd, Rt, Rs	4/4
Set on Not Equal:	sne	Rd, Rt, Rs	4/4
Set on Greater Than:	sgt	Rd, Rt, Rs	1/1
Set on Greater Than Unsigned:	sgtu	Rd, Rt, Rs	1/1
Set on Greater Than or Equal:	sge	Rd, Rt, Rs	4/4
Set on Greater Than or Equal Unsigned:	sgeu	Rd, Rt, Rs	4/4
Set on Less Than or Equal:	slte	Rd, Rt, Rs	4/4
Set on Less Than or Equal Unsigned:	slteu	Rd, Rt, Rs	4/4
Store Double:	sd	Rd, Label	2/2
Unaligned Load Half Word:	ulh	Rd, Label	4/4
Unaligned Load Half Word Unsigned:	ulhu	Rd, Label	4/4
Unaligned Load Word:	ulw	Rd, Label	2/2
Unaligned Store Half Word:	ush	Rd, Label	3/3
Unaligned Store Word:	usw	Rd, Label	2/2

22

Operating System Services – MARS

- To request OS services, e.g. input and output, the **`syscall`** pseudo-instruction can be used
- Usage convention
  - Put requested service (encoded as a number) to register $v0
  - Put input value in register $a0 (or $f12 for floating point numbers)
  - Get output result from register $v0 (or $f0)
- Example:

```
li    $v0, 4      # load request to print
la    $a0, hello  # load address of string
syscall
```

23

Syscall Services

Service	Code	Arguments	Result
print integer	**1**	**$a0 = value**	**(none)**
print float	2	$f12 = float value	(none)
print double	3	$f12 = double value	(none)
print str	**4**	**$a0 = address of str**	**(none)**
read integer	**5**	**(none)**	**$v0 = value read**
read float	6	(none)	$f0 = value read
read double	7	(none)	$f0 = value read
read str	**8**	**$a0 = address of str**	**(none)**
		$a1 = number of chars	
memory allocation	9	$a0 = bytes of storage desired	
		$v0 = address of block	
exit (end of program)	10	(none)	(none)

24

12

MIPS Main Memory Usage

7fff fffc$_{hex}$ — Stack segment

Dynamic data
Static data — Data segment

10000000$_{hex}$ — Text segment

400000$_{hex}$ — Reserved

25

MIPS Main Memory Usage

Address	Directive	Memory Usage
0x0000 0000 -0x003F FFFF	.vect	Reserved by kernel
0x0040 0000 -0x1000 0000	.text	Code segment
0x1000 0000 -0x1001 0000	.data	Static data
0x1001 0000 -		Dynamic data
0x xxxx xxxx -0x7FFF FFFC	.stack	Heap <=> Stack
0x8000 0180 -0x9000 0000	.ktext	Reserved, kernel code
0x9000 0000 -0x9001 0000	.kdata	Reserved, kernel data

MARS:

$gp = 0x1000 8000   Global pointer, points to global data area
$sp =0x7FFF FFFC   User stack pointer

26

MARS's Features

3 → File Edit Run Settings Tools Help

2 →

1 → Edit Execute

```
28 #        2. The "li" to initialize $t0 needs to be changed to the new #rows.
29 #        3. The "li" to initialize $t1 needs to be changed to the new #columns.
30 #
31          .data
32 data:    .word    0 : 256        # 16x16 matrix of words
33          .text
34          li       $t0, 16        # $t0 = number of rows
35          li       $t1, 16        # $t1 = number of columns
36          move     $s0, $zero     # $s0 = row counter
37          move     $s1, $zero     # $s1 = column counter
```

4 →

1. Edit display is indicated by highlighted tab.
2, 3. Typical edit and execute operations are available through icons and menus, dimmed-out when unavailable or not applicable.
4. WYSIWYG editor for MIPS assembly language code.

27

http://courses.missouristate.edu/KenVollmar/MARS

MARS's Features – cont'd

1. Execute display is indicated by highlighted tab.
2. Assembly code is displayed with its address, machine code, assembly code, and the corresponding line from the source code file. (Source code and assembly code will differ when pseudoinstructions have been used.)
3. The values stored in Memory are directly editable (similar to a spreadsheet).
4. The window onto the Memory display is controlled in several ways: previous/next arrows and a menu of common locations (e.g., top of stack).
5. The numeric base used for the display of data values and addresses (memory and registers) is selectable between decimal and hexadecimal.
6. Addresses of labels and data declarations are available. Typically, these are used only when single-stepping to verify that an address is as expected.
7. The values stored in Registers are directly editable (similar to a spreadsheet).
8. Breakpoints are set by a checkbox for each assembly instruction. These checkboxes are always displayed and available.
9. Selectable speed of execution allows the user to "watch the action" instead of the assembly program finishing directly.

28