

CSK6012 Voice Recognition SoC Datasheet

CSDS-22001-021_V1.0

November 22, 2022

LISTENAI Proprietary and Confidential Prepared and Provided Under NDA

DISCLAIMER

Copyright © 2022 Anhui LISTENAI Co., Ltd. All rights reserved.

The information presented in this document belongs to Anhui LISTENAI Co., Ltd. and/or its affiliates (LISTENAI). Without prior written permission of LISTENAI, no entity or individual shall copy, modify, or distribute part or all of the document in any way.

The information provided in this document is for reference only. LISTENAI does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. LISTENAI shall have no liability for any errors contained in this document.

LISTENAI reserves the right to make corrections, modifications, enhancements, improvements, and other changes to the content at any time without notice. LISTENAI reserves all the right for the final explanation.

LISTENAI, 聆思科技, and other LISTENAI icons are trademarks of Anhui LISTENAI Co., Ltd. All other trademarks and trade names mentioned in this document are the property of their respective holders.



Update History

Version	Date	Update Description
V1.0	November 22, 2022	Initial release.





Table of Contents

1	版權所有	2
2	章節自動編號	3
3	Topic	4
4	分(不管用?)	5
5	加粗居中	6
6	鏈接 1	7
7	鏈接 2	8
8	Equation Example 8.1 Error 8.2 空格的寫法 8.3 短線的寫法	9 9 9
9	9.1 Introduction 9.2 Main Features 9.3 Function Description 9.4 Basic Block Diagram 9.5 CMN_IOMUX Register 9.5.1 PAD_GPIOA (000) 9.5.2 PAD_GPIOB (080) 9.5.3 PAD_FLASH_WP_N (0C0) 9.5.4 PAD_FLASH_MISO (0C4)	10 10 11 13 14 16 16 17

No matter where you go, there you are.

—Banzai



Table of Contents 1



1 版權所有

Copyright © 2023, MACAMACA $^{\mathrm{TM}}$ —all rights reserved.



2 章節自動編號

.. sectnum::



3 Topic

If CLOCK_MODE equals 1, there is no idle time between back-to-back characters if data is ready in the transmit FIFO. In this case, because $sync_delay$ equals one pclk as described in Section 8 Equation Example, the requirement to avoid idle time between consecutive characters is met for all {DLH,DLL} values.

This paragraph might be rendered in a custom way.

If CLOCK_MODE equals 1, there is no idle time between back-to-back characters if data is ready in the transmit FIFO. In this case, because $sync_delay$ equals one pclk as described in Section 8 Equation Example, the requirement to avoid idle time between consecutive characters is met for all {DLH,DLL} values.

試試行不行

If CLOCK_MODE equals 1, there is no idle time between back-to-back characters if data is ready in the transmit FIFO. In this case, because $sync_delay$ equals one pclk as described in Section 8 Equation Example, the requirement to avoid idle time between consecutive characters is met for all {DLH,DLL} values.

出現的位置

出現在哪裏呢這個 sidebar



4 分(不管用?)

- good
- bad
- \bullet excellent
- normal
- qualified
- good
- bad
- \bullet excellent
- \bullet normal
- qualified
- good
- bad
- excellent
- normal
- qualified
- good
- bad
- excellent
- normal
- qualified
- good
- bad
- excellent
- normal
- qualified



5 加粗居中

confidential

Confidential

Confidential



6 鏈接 1

If CLOCK_MODE equals 1, there is no idle time between back-to-back characters if data is ready in the transmit FIFO. In this case, because $sync_delay$ equals one pclk as described in Section 8 Equation Example, the requirement to avoid idle time between consecutive characters is met for all {DLH,DLL} values.

Section 8 Equation Example is okay,

Section 8 Equation Example is okay.

Section 8 Equation Example is not okay.

Section 8 Equation Example is not okay.

Section 8 Equation Example is not okay.

refer to $dmas\ DMA\ Support.$



7 鏈接 2

If CLOCK_MODE equals 1, there is no idle time between back-to-back characters if data is ready in the transmit FIFO. In this case, because $sync_delay$ equals one pclk as described in Section 8.1 Error, the requirement to avoid idle time between consecutive characters is met for all {DLH,DLL} values.



8 Equation Example

8.1 Error

說明:如果 text 大括號內有短線,這個命令的使用會導致報錯。在前面加上反斜線就 okay.

Rate of SSI data transmission

 $Rate of DW_ahb_dmacresponse to destination burst requests$

Rate of SSI data transmission

Rate of DW_ahb_dmac response to destination burst requests

8.2 空格的寫法

14 (roundoff value)

14 (roundoff value)

8.3 短線的寫法

前面加 slash

$$\begin{aligned} \text{DLF} &= BRD_F * 2^{DLF}_{SIZE} \\ &BRD_F * 2^{DLF}_{SIZE} \\ \end{aligned}$$

$$\text{DLF} &= BRD_F * 2^{DLF}_{SIZE} \end{aligned}$$

This equation ref{equ1} is not okay?

$$DLF = BRD_F * 2^{DLF}_SIZE = 0.866132364 * 16 = 13.858117824 = 14$$
 (roundoff value)

Therefore, the Generated Baud Rate (GBR) is as follows:

$$GBR = \frac{\text{Serial Clock}}{(16 \times GD)} = \frac{133}{16 \times 1.875} = 4433333.333$$

Now the error is calculated as follows:

$$Error = \frac{GBR - RBR}{RBR} = 0.004729$$

The error percentage is as follows:

$$Error\% = 0.004729 \times 100 = 0.473$$



9 CMN_IOMUX

9.1 Introduction

选择 GPIO 的复用功能。

9.2 Main Features

每个 GPIO 有 16 个复用功能可以配置,具体的配置功能需要参考 projectsVenusASICDigitalIP-sIOMUXVenus_IO_New.xlsx。

9.3 Function Description

9.4 Basic Block Diagram

9.5 CMN_IOMUX Register

9.5.1 PAD_GPIOA (000)

Table 9.1 PAD_GPIOA Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6' h0
pad_gpioadrv	25:24	RW	Pad drive	2' h3
			strength con-	
			figuration	
Reserved	23:23	RW	Not used	1' h0
pad_gpioaout_	fr 2 2:22	RW	Pad output value	1' h0
7			force control	
			1: "out_reg"value	
			will overwrite out-	
			put value of nor-	
			mal function	
			0: output value is	
			controlled by nor-	
			mal function	
pad_gpioaout_	re 2 :21	RW	Pad output value	1' h0
			when out_frc	
			==1	

Table 9.1 – continued from previous page

Name	Bit	Type	Description	Reset
	fr 2 0:20	RW	Pad output en-	1' h0
			able force control	
			1: "oen_reg"	
			value will over-	
			write the oen	
			control logic of	
			normal function	
			0: oen is con-	
			trolled by normal	
			function	
pad_gpioaoen_	re@:19	RW	Pad oen	1' h0
1 =01 == =			value when	
			oen_frc==1	4.0
pad_gpioapull_	frik8:18	RW	Pad	1' h0
			Pullup/Pulldown	
			force control	Y
			1:	
			pull_up/pull_dn	
			value below will	
			overwrite the	
			Pullup/Pulldown	
			of normal func-	
			tion	
			0:	
			Pullup/Pulldown	
			is controlled by	
			normal function	
pad_gpioapull_	uþ7:17	RW	Pad pullup en-	1' h0
		Y	able control when	
		/ /	$pull_frc ==1$	
			0: pullup is dis-	
			abled	
			1:pullup is en-	
	$\lambda \lambda \lambda \gamma$		abled	
pad_gpioapull_	df6:16	RW	Pad pulldown	1' h0
	7		eanble con-	
			trol when	
			pull_frc==1	
			0: pulldown is	
			disabled	
			1: pulldown is en-	
		7.0	abled	
Reserved	15:9	RO	Not used	7' h0
pad_gpioaana_	s & :5	RW	Pad analog func-	4' h0
			tion selection,	
			only used on	
			Analog/Digital	
		DIV	mixed I/Os	2 10
pad_gpioafsel	4:0	RW	Pad function se-	5' h0
			lection	

9.5.2 PAD_GPIOB (080)

Table 9.2 PAD_GPIOB Register

ame	Bit	Туре	Description	Reset
eserved	31:26	RO	Not used	6' h0
d_gpiobdrv	25:24	RW	Pad drive	2' h3
			strength con-	
			figuration	
eserved	23:23	RW	Not used	1' h0
d_gpiobout_t	fr 2 2:22	RW	Pad output value	1' h0
			force control	
			1: "out_reg"value	
			will overwrite out-	A
			put value of nor-	
			mal function	
			0: output value is	• 600
			controlled by nor-	
			mal function	7 7
$ m d_gpiob__out_$	r 2 21:21	RW	Pad output value	1' h0
			when out_frc	
			==1	
d_gpioboen_	fr 2 0:20	RW	Pad output en-	1' h0
			able force control	
			1: "oen_reg"	
			value will over-	
			write the oen	
			control logic of	
			normal function	
			0: oen is con-	
			trolled by normal	
1 1	10.10	DIII	function	1' h0
d_gpioboen_	regy:19	RW	Pad oen	1 h0
			value when	
1 1 11	C10.10	DIII	oen_frc==1	1, 10
d_gpiobpull_	11108:18	RW	Pad	1' h0
			Pullup/Pulldown	
	$\langle \lambda \rangle \rangle$		force control 1:	
	$\wedge X'$			
	Y			
4				
	7			
, \				
4 1 Y				
Y				
			· ·	
d gpiob pull	ub7:17	RW		1' h0
	-T.			
			1:pullup is en-	
I				
d_gpiobpull_	ախ7:17	RW	pull_up/pull_dn value below will overwrite the Pullup/Pulldown of normal func- tion 0: Pullup/Pulldown is controlled by normal function Pad pullup en- able control when pull_frc ==1 0: pullup is dis- abled 1:pullup is en-	1' h0

Table 9.2 – continued from previous page

Name	Bit	Туре	Description	Reset
pad_gpiobpull_	d h 6:16	RW	Pad pulldown	1' h0
			eanble con-	
			trol when	
			pull_frc==1	
			0: pulldown is	
			disabled	
			1: pulldown is en-	
			abled	
Reserved	15:9	RO	Not used	7' h0
pad_gpiobana_	s & :5	RW	Pad analog func-	4' h0
			tion selection,	
			only used on	
			Analog/Digital	. 10
			mixed I/Os	XX
pad_gpiobfsel	4:0	RW	Pad function se-	5' h0
			lection	Y

9.5.3 PAD_FLASH_WP_N (0C0)

Table 9.3 PAD_FLASH_WP_N Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6' h0
pad_flash_wp_n_	d 2 5:24	RW	Pad drive	2' h3
			strength con-	
			figuration	
Reserved	23:23	RW	Not used	1' h0
pad_flash_wp_n_	o 2 2:22c	RW	Pad output value	1' h0
			force control	
			1: "out_reg"value	
		>	will overwrite out-	
			put value of nor-	
	() ()		mal function	
	$\wedge X'$		0: output value is	
			controlled by nor-	
			mal function	
pad_flash_wp_n_	o 2:1 :2 : 1eg	RW	Pad output value	1' h0
			when out_frc	
			==1	
pad_flash_wp_n_	o 2:0 :26rc	RW	Pad output en-	1' h0
			able force control	
			1: "oen_reg"	
			value will over-	
			write the oen	
			control logic of	
			normal function	
			0: oen is con-	
			trolled by normal	
			function	
pad_flash_wp_n_	o ds <u>0:1</u> 9eg	RW	Pad oen	1' h0
			value when	
			oen_frc==1	

Table 9.3 – continued from previous page

Name	Bit	Type	Description	Reset
pad_flash_wp_n_	р и́8 :1 8 rc	RW	Pad	1' h0
			Pullup/Pulldown	
			force control	
			1:	
			pull_up/pull_dn	
			value below will	
			overwrite the	
			Pullup/Pulldown	
			of normal func-	
			tion	
			0:	
			Pullup/Pulldown	
			is controlled by	
			normal function	X
pad_flash_wp_n_	р ил:<u>1</u>ир	RW	Pad pullup en-	1' h0
			able control when	Y
			pull_frc ==1	
			0: pullup is dis-	
			abled	
			1:pullup is en-	
1 01	- 1N.1A	RW	abled	1' h0
pad_flash_wp_n_	p ua :1 a n	RW	Pad pulldown eanble con-	1 nu
		20	eanble con- trol when	
			pull frc==1	
			0: pulldown is	
			disabled	
			1: pulldown is en-	
			abled	
Reserved	15:9	RO	Not used	7' h0
pad_flash_wp_n_	a na 5 sel	RW	Pad analog func-	4' h0
		7	tion selection,	
			only used on	
	$\lambda \lambda \lambda \lambda$		Analog/Digital	
			mixed I/Os	
pad_flash_wp_n_	fs ė l0	RW	Pad function se-	5' h0
			lection	

9.5.4 PAD_FLASH_MISO (0C4)

Table 9.4 PAD_FLASH_MISO Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6' h0
pad_flash_r	miso_dr\25:24	RW	Pad drive strength con- figuration	2' h3
Reserved	23:23	RW	Not used	1' h0

Table 9.4 – continued from previous page

Name Bit	1 - continued from pre	Description	Reset
pad_flash_miso_out2ft2	RW	Pad output value	1' h0
pau_nasn_nnso_ouv_zive	1000	force control	1 110
		1: "out_reg"value	
		will overwrite out-	
		put value of nor-	
		mal function	
		0: output value is	
		controlled by nor-	
		mal function	
pad_flash_miso_ou21r2g	RW	Pad output value	1' h0
		when out_frc	
		==1	• 6 V
pad_flash_miso_oen20f20	RW	Pad output en-	1' h0
		able force control	X
		1: "oen_reg"	
		value will over-	
		write the oen	
		control logic of	
		normal function	
		0: oen is con-	
		trolled by normal	
		function	
pad flash miso oen 9 rteg	RW	Pad oen	1' h0
pad_nash_nnso_ocn_ocn		value when	1 110
		oen_frc==1	
pad_flash_miso_pull8:flase	RW	Pad	1' h0
pad_nasn_nnso_pdm <u>o.</u> m@	ICVV	Pullup/Pulldown	1 110
		force control	
		1:	
	7	pull_up/pull_dn value below will	
	>		
		overwrite the	
		Pullup/Pulldown	
		of normal func-	
		tion	
		0:	
		Pullup/Pulldown	
		is controlled by	
		normal function	
pad_flash_miso_pull_7:up	RW	Pad pullup en-	1' h0
7 7		able control when	
		pull_frc ==1	
7		0: pullup is dis-	
		abled	
		1:pullup is en-	
		abled	
pad_flash_miso_pull <u>6:</u> d 6	RW	Pad pulldown	1' h0
		eanble con-	
		trol when	
		pull_frc==1	
		0: pulldown is	
		disabled	
		1: pulldown is en-	
		abled	
Reserved 15:9	RO	Not used	7' h0
10.0	100		1 110

Table 9.4 – continued from previous page

Name	Bit	Туре	Description	Reset
pad_flash_miso_a	n & :5sel	RW	Pad analog func-	4' h0
			tion selection,	
			only used on	
			Analog/Digital	
			mixed I/Os	
pad_flash_miso_fs	se 4 :0	RW	Pad function se-	5' h0
			lection	

9.5.5 PAD_FLASH_CS_N (0C8)

Table 9.5 PAD_FLASH_CS_N Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6'h0
pad_flash_cs_n_drv	25:24	RW	Pad drive strength configuration	2'h3
Reserved	23:23	RW	Not used	1'h0
pad_flash_cs_n_out_frc	22:22	RW	Pad output value force control	1'h0
			1: "out_reg" value will overwrite output value	
			of normal function	
			0: output value is controlled by normal function	
_pad_flash_cs_n_out_reg	21:21	RW	Pad output value when out_frc ==1	1'h0
pad_flash_cs_n_oen_frc	20:20	RW	Pad output enable force control	1'h0
			1: "oen_reg" value will overwrite the oen control	
			logic of normal function	
			0: oen is controlled by normal function	
pad_flash_cs_n_oen_reg	19:19	RW	Pad oen value when oen_frc==1	1'h0
pad_flash_cs_n_pull_frc	18:18	RW	Pad Pullup/Pulldown force control	1'h0
			1: pull_up/pull_dn value below will overwrite	
			the Pullup/Pulldown of normal function	
			0: Pullup/Pulldown is controlled by normal	
		7	function	
pad_flash_cs_n_pull_up	17:17	RW	Pad pullup enable control when pull_frc ==1	1'h0
			0: pullup is disabled	
			1:pullup is enabled	
pad_flash_cs_n_pull_dn	16:16	RW	Pad pulldown eanble control when pull_frc==1	1'h0
			0: pulldown is disabled	
			1: pulldown is enabled	
Reserved	15:9	RO	Not used	7'h0
pad_flash_cs_n_ana_sel	8:5	RW	Pad analog function selection, only used on Ana-	4'h0
*			log/Digital mixed I/Os	
pad_flash_cs_n_fsel	4:0	RW	Pad function selection	5'h0

9.5.6 PAD_FLASH_HOLD_N (0CC)

Table 9.6 PAD_FLASH_HOLD_N Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6'h0
pad_flash_hold_n_drv	25:24	RW	Pad drive strength configuration	2'h3
Reserved	23:23	RW	Not used	1'h0
pad_flash_hold_n_out_frc	22:22	RW	Pad output value force control	1'h0
			1: "out_reg" value will overwrite output value	
			of normal function	
			0: output value is controlled by normal function	

Table 9.6 – continued from previous page

Name	Bit	Туре	Description	Reset
pad_flash_hold_n_out_reg	21:21	RW	Pad output value when out_frc ==1	1'h0
pad_flash_hold_n_oen_frc	20:20	RW	Pad output enable force control	1'h0
			1: "oen_reg" value will overwrite the oen control	
			logic of normal function	
			0: oen is controlled by normal function	
pad_flash_hold_n_oen_reg	19:19	RW	Pad oen value when oen_frc==1	1'h0
pad_flash_hold_n_pull_frc	18:18	RW	Pad Pullup/Pulldown force control	1'h0
			1: pull_up/pull_dn value below will overwrite	
			the Pullup/Pulldown of normal function	
			0: Pullup/Pulldown is controlled by normal	
			function	
pad_flash_hold_n_pull_up	17:17	RW	Pad pullup enable control when pull_frc ==1	1'h0
			0: pullup is disabled	
			1:pullup is enabled	
pad_flash_hold_n_pull_dn	16:16	RW	Pad pulldown earble control when pull_frc==1	1'h0
			0: pulldown is disabled	
			1: pulldown is enabled	
Reserved	15:9	RO	Not used	7'h0
pad_flash_hold_n_ana_sel	8:5	RW	Pad analog function selection, only used on Ana-	4'h0
			log/Digital mixed I/Os	
pad_flash_hold_n_fsel	4:0	RW	Pad function selection	5'h0

9.5.7 PAD_FLASH_CLK (0D0)

Table 9.7 PAD_FLASH_CLK Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6'h0
pad_flash_clk_drv	25:24	RW	Pad drive strength configuration	2'h3
Reserved	23:23	RW	Not used	1'h0
pad_flash_clk_out_frc	22:22	RW	Pad output value force control	1'h0
			1: "out_reg" value will overwrite output value	
	$\langle \ \rangle \rangle$		of normal function	
			0: output value is controlled by normal function	
pad_flash_clk_out_reg	21:21	RW	Pad output value when out_frc ==1	1'h0
pad_flash_clk_oen_frc	20:20	RW	Pad output enable force control	1'h0
			1: "oen_reg" value will overwrite the oen control	
			logic of normal function	
			0: oen is controlled by normal function	
pad_flash_clk_oen_reg	19:19	RW	Pad oen value when oen_frc==1	1'h0
pad_flash_clk_pull_frc	18:18	RW	Pad Pullup/Pulldown force control	1'h0
			1: pull_up/pull_dn value below will overwrite	
			the Pullup/Pulldown of normal function	
			0: Pullup/Pulldown is controlled by normal	
			function	
pad_flash_clk_pull_up	17:17	RW	Pad pullup enable control when pull_frc ==1	1'h0
			0: pullup is disabled	
			1:pullup is enabled	
pad_flash_clk_pull_dn	16:16	RW	Pad pulldown eanble control when pull_frc==1	1'h0
			0: pulldown is disabled	
			1: pulldown is enabled	
Reserved	15:9	RO	Not used	7'h0
pad_flash_clk_ana_sel	8:5	RW	Pad analog function selection, only used on Ana-	4'h0
			log/Digital mixed I/Os	

Table 9.7 – continued from previous page

Name	Bit	Туре	Description	Reset	ļ
pad_flash_clk_fsel	4:0	RW	Pad function selection	5'h0	

9.5.8 PAD_FLASH_MOSI (0D4)

Table 9.8 PAD_FLASH_MOSI Register

Name	Bit	Туре	Description	Reset
Reserved	31:26	RO	Not used	6'h0
pad_flash_mosi_drv	25:24	RW	Pad drive strength configuration	2'h3
Reserved	23:23	RW	Not used	1'h0
pad_flash_mosi_out_frc	22:22	RW	Pad output value force control	1'h0
			1: "out_reg" value will overwrite output value	
			of normal function	
			0: output value is controlled by normal function	
pad_flash_mosi_out_reg	21:21	RW	Pad output value when out_frc ==1	1'h0
pad_flash_mosi_oen_frc	20:20	RW	Pad output enable force control	1'h0
			1: "oen_reg" value will overwrite the oen control	
			logic of normal function	
			0: oen is controlled by normal function	
pad_flash_mosi_oen_reg	19:19	RW	Pad oen value when oen_frc==1	1'h0
pad_flash_mosi_pull_frc	18:18	RW	Pad Pullup/Pulldown force control	1'h0
			1: pull_up/pull_dn value below will overwrite	
			the Pullup/Pulldown of normal function	
			0: Pullup/Pulldown is controlled by normal	
			function	
pad_flash_mosi_pull_up	17:17	RW	Pad pullup enable control when pull_frc ==1	1'h0
			0: pullup is disabled	
			1:pullup is enabled	
pad_flash_mosi_pull_dn	16:16	RW	Pad pulldown eanble control when pull_frc==1	1'h0
			0: pulldown is disabled	
			1: pulldown is enabled	
Reserved	15:9	RO	Not used	7'h0
pad_flash_mosi_ana_sel	8:5	RW	Pad analog function selection, only used on Ana-	4'h0
			log/Digital mixed I/Os	
pad_flash_mosi_fsel	4:0	RW	Pad function selection	5'h0