



聆思科技  
LISTENAI

# Register User Manual

CSRS-23001-001\_V1.0

January 4, 2023

LISTENAI Proprietary and Confidential

Prepared and Provided Under NDA

LISTENAI Confidential

# DISCLAIMER

Copyright © 2023 Anhui LISTENAI Co., Ltd. All rights reserved.

The information presented in this document belongs to Anhui LISTENAI Co., Ltd. and/or its affiliates (LISTENAI). Without prior written permission of LISTENAI, no entity or individual shall copy, modify, or distribute part or all of the document in any way.

The information provided in this document is for reference only. LISTENAI does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. LISTENAI shall have no liability for any errors contained in this document.

LISTENAI reserves the right to make corrections, modifications, enhancements, improvements, and other changes to the content at any time without notice. LISTENAI reserves all the right for the final explanation.

LISTENAI, 聆思科技, and other LISTENAI icons are trademarks of Anhui LISTENAI Co., Ltd. All other trademarks and trade names mentioned in this document are the property of their respective holders.

LISTENAI Confidential

# Update History

Version	Date	Update Description
V1.0	November 22, 2022	Initial release.

# Table of Contents

1	{{ CMN_IOMUX_Name }}	1
1.1	Introduction . . . . .	1
1.2	Main Features . . . . .	1
1.3	Function Description . . . . .	1
1.4	Basic Block Diagram . . . . .	1
1.5	{{ CMN_IOMUX_Name }} Register . . . . .	1

# 1 {{ CMN\_IOMUX\_Name }}

## 1.1 Introduction

选择 GPIO 的复用功能。

## 1.2 Main Features

每个 GPIO 有 16 个复用功能可以配置，具体的配置功能需要参考 `projectsVenusASICDigitalIP-sIOMUXVenus_IO_New.xlsx`。

## 1.3 Function Description

## 1.4 Basic Block Diagram

## 1.5 {{ CMN\_IOMUX\_Name }} Register

### 1.5.1 Summary of {{ CMN\_IOMUX\_Name }} Registers

Table 1.1 shows a summary of the {{ CMN\_IOMUX\_Name }} registers.

Table 1.1 {{ CMN\_IOMUX\_Name }} Register Summary

Name	Offset	Description
{{ CMN_IOMUX_PAD_GPIOA_Name }}_GPIOA_Offset	{{ CMN_IOMUX_PAD_GPIOA_Offset }}	Full name
{{ CMN_IOMUX_PAD_GPIOB_Name }}_GPIOB_Offset	{{ CMN_IOMUX_PAD_GPIOB_Offset }}	Full name
{{ CMN_IOMUX_PAD_FLASH_WP_N_Name }}_FLASH_WP_N_Offset	{{ CMN_IOMUX_PAD_FLASH_WP_N_Offset }}	Full name

### 1.5.2 Register Description

The abbreviations for the Type column are summarized below.

- RO: read only
- RW: readable and writable

- W1C: readable and write 1 clear

{{ CMN\_IOMUX\_PAD\_GPIOA\_Name }} () ({{ CMN\_IOMUX\_PAD\_GPIOA\_Offset }})

Table 1.2 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_GPIOB\_Name }} () ({{ CMN\_IOMUX\_PAD\_GPIOB\_Offset }})

Table 1.3 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_WP\_N\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_WP\_N\_Offset }})

Table 1.4 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_MISO\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_MISO\_Offset }})

Table 1.5 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_CS\_N\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_CS\_N\_Offset }})

Table 1.6 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_HOLD\_N\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_HOLD\_N\_Offset }})

Table 1.7 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_CLK\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_CLK\_Offset }})

Table 1.8 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3

{{ CMN\_IOMUX\_PAD\_FLASH\_MOSI\_Name }} () ({{ CMN\_IOMUX\_PAD\_FLASH\_MOSI\_Offset }})

Table 1.9 XXX Register

Name	Bit	Type	Description	Reset
name 1	bit 1	type 1	description 1	reset 1
name 2	bit 2	type 2	description 2	reset 2
name 3	bit 3	type 3	description 3	reset 3