NATIONAL UNIVERSITY OF SINGAPORE

ANSWERS

CS2100 – COMPUTER ORGANISATION

(Semester 2: AY2018/19)

ANSWER BOOKLET

Time Allowed: 2 Hours

INSTRUCTIONS TO CANDIDATES

- 1. This answer booklet consists of SIX (6) printed pages.
- 2. Fill in your Student Number with a pen clearly below. Do NOT write your name.
- 3. You may write your answers in pencil (2B or above).

STUD	ENT	NU	MBE	R
(fill in	wit	h a	pen)):

F	or examiner's u	se only
Question	Total	Marks
Q1	12	
Q2	4	
Q3	14	
Q4	16	
Q5	22	
Q6	18	
Q7	14	
Total	100	

Write your answers in the box/space provided.

1a. [2]	\$t0 = \$t1 =		-1 mark for wrong answer	1b. [2]	3 1 mark for 4	1c. [2]	-1 or 0xFFFFFFFF or 2 ³² -1 0 mark otherwise
1d. [2]	0x00108	3 042					
L	-1 mark f	or ea	ch wrong digi	t			
1e. [2]	leftmost 1 binary rep [NOT ACCE minimum l	1 / flo prese EPTED becau	oor(log ₂ (\$s0))+ ntation o: log ₂ (\$s0) with use all are 32-bi	+1 if \$s nout th its]	s0 != 0 else 32 / nu	umber of l	re first 1 / position of bits in minimum ad of bits; no mention of
1f. [2]			80(\$zero) \$t0, 16				
		r cor	rect result at t ch additional i				Q1: /12
2. [4]	0xBE99	9999)				
	-1 mark fo	or ea	ch wrong digit	t			
L							Q2: /4


The first 4 bits do not come from PC+4, OR

[2] Use of sign-extend instead of zero-extend [this is an edge case where address starts with bit 1]

3C. [3] NOTE: X can be replaced with either 0 or 1; Mark per group all values in group must be correct

	RegDst	ALUSrc	MtoR	Reg	Mem	Mem	Branch	IsJ	ump?	ALU	Jop
				Write	Read	Write		١.,	_	Op1	Op0
R-type	1	0	0	1	0	0	0		0	1	0
lw	0	1	1	1	1	0	0		0	0	0
sw	Χ	1	Х	0	0	1	0		0	0	0
beq	Х	0	Х	0	0	0	1		0	0	1
j	X	Х	Х	0	Х	0	Х		1	1	1

3d. [4] Inputs



3e. **0111**

-1 mark for each wrong digit

Q3: /14

4a. [10] $DA = A \cdot B' + A \cdot C' + A' \cdot B \cdot C \cdot D$

TB = C

TC = A' + B' + C'

 $JD = B \cdot C$


 $KD = A \cdot B \cdot C$

4b. [5] 0 8 10 12 14 14 3 5 7 $9 \\ 6$ 4 2 15 13 11

4c. Is the circuit self-correcting? Why?

Yes, it is self-correcting as any unused state can transit to a used state after a finite number of cycles.

Q4: /16



```
6a.
       Set index: 3 bits:
                                             Offset: 4 bits
[2]
6b.
      A[0] \rightarrow \text{Set} \quad 0 ; B[60] \rightarrow \text{Set} \quad 7 ; C[1032] \rightarrow \text{Set} \quad 6
[3]
6c.
      Hit rate for array A: \frac{7}{8}; array B: \frac{3}{4}; array C: \frac{3}{4}
[6]
6d.
       Number of misses in first iteration: 6
[2]
6e.
       Number of misses in second iteration: 2
[2]
6f.
                                               2 marks if answer is off by 1.
       Total number of misses:
                                     2053
[3]
                                               1 mark if answer is off by 2.
                                                                                      /18
                                                                     Q6:
7a.
       The jump (j) instruction incurs one stall cycle, if computation of
[2]
       the next PC value is done at ID stage (stage 2).
       For (b),(c): 2 marks if answer is off by 1.
                                                         For (d): Award mark if answer is
       1 mark if answer is off by 2.
                                                         one less than the answer of (c).
7b.
                               /C. With forwarding/early
                                                               /d. With forwarding/early
     Without forwarding/branch
                                    branching/no branch prediction
                                                                    branching/branch predicted
[3]
                               [3]
                                                               [3]
     decision at MEM stage
                                                                    not taken
         38
              cycles
                                         27
                                             cvcles
                                                                        26 cycles
7e.
       Move instructions 10 and 11 to after instruction 13, reducing 2 stall
[3]
       cycles
                              $t6, 0($t0)
                       lw
                                                        # Inst8
                              $t7, 0($t1)
       or
                                                       # Inst9
                       lw
                       lw
                              $t8, 4($t0)
                                                       # Inst12
                              $t9, 0($t2)
                                                       # Inst13
                       lw
                              $t6, $t6, $t7
                                                       # Inst10
                       add
                              $t6, 0($t0)
                                                       # Inst11
                       SW
                              $t8, $t8, $t9
                                                        # Inst14
                       add
                              $t8, 4($t0)
                                                       # Inst15
                       sw
       Other alternative answers possible. Too many to list here.
                                                                    Q7:
```

Workings

- Q1 (a) Via tracing and/or reasoning of the program (i.e., do Q1 (e) first).
 - (b) $43_{10} = 101011_2$. Based on Q1 (e), number of non-leading zeros = 2. Total = 3 (1 for last branch).
 - (c) -1. i.e., 0xFFFFFFFF = no leading zeros and no ones.
 - (d) R-format: **srl** \$**s0**, \$**s0**, **1**

Encoding: 000000 00000 10000 10000 00001 000010

Hexadecimal: **0x00108042**

- (e) Program reasoning
- (f) Minimum is 2: load and shift.
- $Q2 \ 0.3_{10} = 0.0 \ 1001 \ 1001 \ 1001 \ 1001 \ ... \ 2$

Exponent: $-2 \rightarrow 127-2 = 125 = 0111 \ 1101$

Mantissa: 0011 0011 0011 0011 001 (truncate to 23 bits)

Sign bit: 1

Hexadecimal: 0xBE999999

- Q3 (a) The first 4 bits should come from PC+4 (OR sign extend is used)
 - (b) Since the first 4 bits do not come from PC+4 but instead, sign extend is used, the first 4 bits always follow the MSB. In this case MSB = 0, so first 4 bits = 0.

Binary: 0000 1000 0000 0000 1100 1000 0100 0000

Opcode: 000010

Address: 0000 (incorrect, not from PC+4) 00 0000 0000 1100 1000 0100 0000 00 (last 2 bits always 00)

Hexadecimal: 0x00032100

- (c) Mostly everything is don't care. However, we should not write into register and we should not write into memory. Mem Read actually don't really matter because we will not write into register anyway, so I accept both 0/X. Similarly with Branch as it is superseded by IsJump?.
- (d) The AND gate in j should encode 000010. The OR gate should be used: ALUOp1 = R-type OR j; ALUOp2 = beq OR j.
- (e) Binary: 0000 1000 0000 0000 0000 0000 0011 0001

Expand: 000010 00000 00000 00000 00000 110001

op rs rt rd shamt funct

F0 = 1; F1 = 0; F2 = 0; F3 = 0

ALUControl3 = 0

ALUControl2 = ALUOp0 + X = 1 + X = 1


ALUControl1 = ALUOp1' + F2' = 0 + 1 = 1

ALUControl0 = (F0 + F3) . ALUOp1 = (1 + 0) . 1 = 1

ALUControl = **0111**

Q4.

	Curren	t state	;		Nex st	tate					
Α	В	С	D	DA=A+	B ⁺	C ⁺	D ⁺	TB	TC	JD	KD
0	0	0	0	X(0)	X(0)	X(1)	X(0)	X(0)	X(1)	X(0)	X(0)
0	0	0	1	0	0	1	1	0	1	Χ	0
0	0	1	0	0	1	0	0	1	1	0	Х
0	0	1	1	0	1	0	1	1	1	Χ	0
0	1	0	0	0	1	1	0	0	1	0	Х
0	1	0	1	0	1	1	1	0	1	Χ	0
0	1	1	0	0	0	0	1	1	1	1	X
0	1	1	1	1	0	0	1	1	1	Χ	0
1	0	0	0	X(1)	X(0)	X(1)	X(0)	X(0)	X(1)	X(0)	X(0)
1	0	0	1	1	0	1	1	0	1	Χ	0
1	0	1	0	X(1)	X(1)	X(0)	X(0)	X(1)	X(1)	X(0)	X(0)
1	0	1	1	1	1	0	1	1	1	Χ	0
1	1	0	0	X(1)	X(1)	X(1)	X(0)	X(0)	X(1)	X(0)	X(0)
1	1	0	1	1	1	1	1	0	1	Х	0
1	1	1	0	X(0)	X(0)	X(1)	X(1)	X(1)	X(0)	X(1)	X(1)
1	1	1	1	0	0	1	0	1	0	Х	1



D $KD = A \cdot B \cdot C$

Ď

 $JD = B \cdot C$

Q5(d) $R(A,B,C,D) = \Sigma m(0, 2, 3, 4, 6, 7, 12, 14)$

Α	В	С	D	R
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0


Q5(e)

Α	В	С	S	X	Y	Z
0	0	0	0	0	0	0
0	1	0	1	0	1	1
1	0	0	1	0	1	1
1	1	1	0	1	0	1

$$X = A \cdot B$$

$$Y = A \oplus B$$

$$Z = A + B$$



Q6. Tested on QTSpim

```
# O.asm
.data
A: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
B: .word 101, 102, 103, 104, 105, 106, 107, 108
C: .word 201, 202, 203, 204, 205, 206, 207, 208
n: .word 8
.text
          $s0, A
                     # $s0 is the base address of array A
main: la
                      # $s1 is the base address of array B
     la
          $s1, B
                      # $s2 is the base address of array C
     la
          $s2, C
                      # $t0 is the address of n (size of array B)
     la
          $t0, n
          $s3, 0($t0) # $s3 is the content of n
add $t0, $s0, $0
                           # Inst1
                           # Inst2
     add $t1, $s1, $0
                           # Inst3
     add $t2, $s2, $0
                           # Inst4: $t3 = 2n
     add $t3, $s3, $s3
                           # Inst5
     add $t4, $0, $0
                        # Inst6: k < 2n
Loop: slt $t5, $t4, $t3
     beq $t5, $0, End
                           # Inst7
     lw
          $t6, 0($t0)
                           # Inst8
     lw
          $t7, 0($t1)
                           # Inst9
     add $t6, $t6, $t7
                           # Inst10
     sw
          $t6, 0($t0)
                           # Inst11
                           # Inst12
          $t8, 4($t0)
     lw
          $t9, 0($t2)
                           # Inst13
     lw
                           # Inst14
     add $t8, $t8, $t9
                           # Inst15
          $t8, 4($t0)
     addi $t0, $t0, 8
                           # Inst16
     addi $t1, $t1, 4
                           # Inst17
     addi $t2, $t2, 4
addi $t4, $t4, 2
                           # Inst18
                           # Inst19
          Loop
                           # Inst20
End: li $v0, 10
                           # system call code for exit
     syscall
```

Data:

```
User data segment [10000000]..[10040000]
[10000000]..[1000ffff] 00000000
             0000000102 0000000203 0000000105
0000000108 0000000209 0000000111
[10010000]
                                                     0000000206
[10010010]
                                                     0000000212
                                                                    Array A
             0000000114 0000000215 0000000117
0000000120 0000000221 0000000123
[10010020]
                                                     0000000218
                                       0000000123
[10010030]
                                                     0000000224
             0000000123 0000000221 0000000123
[10010040]
                                                     0000000104
                                                                    Array B
             0000000105 000000106 000000107
0000000201 0000000202 0000000203
[10010050]
                                                     0000000108
                                                     00000000204
[10010060]
                                                                    Array C
              0000000205 0000000206 0000000207
[10010070]
                                                     0000000208
              [10010080]
[10010090]..[1003ffff] 00000000
```

Q6.(a) 64 words; 1 block = 4 words = 16 bytes → 16 blocks. 2 blocks per set → 8 sets. Set index: **3 bits**; Offset: **4 bits**.

(b) A[0] at 0x00000080

$$00000080 \rightarrow 00 \dots 0000 \ 1000 \ 0000 \rightarrow Set \ 0$$

$$B[0]$$
 at $0x001000000 \rightarrow B[60]$ at $0x001000F0$ ($60\times4 = 240 = 0xF0$)

$$001000F0 \rightarrow 00 \dots 0000 1111 0000 \rightarrow Set 7$$

$$C[0]$$
 at 0x00108040 \rightarrow $C[1032]$ at 0x00109060 (1032×4 = 4128 = 0x1020)

$$00109060 \rightarrow 00 \dots 0000 0110 0000 \rightarrow Set 6$$

(c) A[0] at set 0; B[0] at set 0; C[0] at set 4

The cache content for the first 16 iterations is shown below (array element A[k] is shown as Ak.)

		Blo	ck 0		Block 1							
Set 0	<i>A</i> 0	<i>A</i> 1	A2	A3	<i>B</i> 0	<i>B</i> 1	B2	В3				
Set 1	A4	<i>A</i> 5	A6	<i>A</i> 7	B4	<i>B</i> 5	<i>B</i> 6	В7				
Set 2	A8	A9	A10	A11	B8	<i>B</i> 9	<i>B</i> 10	B11				
Set 3	A12	A13	A14	A15	<i>B</i> 12	<i>B</i> 13	B14	<i>B</i> 15				
Set 4	<i>C</i> 0	<i>C</i> 1	<i>C</i> 2	<i>C</i> 3	A16	A17	A18	A19				
Set 5	<i>C</i> 4	<i>C</i> 5	<i>C</i> 6	<i>C</i> 7	A20	A21	A22	A23				
Set 6	<i>C</i> 8	<i>C</i> 9	<i>C</i> 10	<i>C</i> 11	A24	A25	A26	A27				
Set 7	<i>C</i> 12	<i>C</i> 13	<i>C</i> 14	<i>C</i> 15	A28	A29	A30	A31				

For parts (d), (e), (f):

Index = 2 bits; byte offset= 4 bits. Address 0x00FFFF18 = 00... 1111 1111 0001 1000. Therefore, first instruction is at index 1 word 2.

The cache is shown below:

	Word0	Word1	Word2	Word3
Index 0	Inst11	Inst12	Inst13	Inst14
Index 1	Inst15	Inst16	Inst1	Inst2
illuex 1	1112(12)	1115110	Inst17	Inst18
Index 2	Inst3	Inst4	Inst5	Inst6
illuex 2	Inst19	Inst20	Inst21	Inst22
Index 3	Inst7	Inst8	Inst9	Inst10

- (d) First iteration, misses at instructions 1, 3, 7, 11, 15, 19 \rightarrow 6 misses.
- (e) Second iteration, misses at instructions 6, 19 \rightarrow 2 misses.
- (f) There are 2^{10} = 1024 iterations. First iteration = 6 misses; second through 1024th iterations = 1023 \times 2 = 2046 misses; one more miss due to instruction 6.

Therefore, total = 6 + 2046 + 1 = 2053 misses

Partial credit: 1 mark for 2052

Q7. (b) 38 cycles (Partial credit: 1 mark for 37 or 39)

Cycle	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1 9	2	2	2 2	2 3	2	2 5	2	2 7	2	2	3
I1 add	F	D	E	М	W																									
I2 add		F	D	Е	М	W																								
I3 add			F	D	Ε	М	W																							
I4 add				F	D	Е	М	V																						
I5 add					F	D	Ε	М	W																					
I6 slt						F			D	Е	М	W																		
I7 beq							F					D	Е	М	W															
I8 Iw															F	D	Е	Μ	8											
I9 lw																F	D	Е	М	W										
I10 add																	F			D	Е	М	W							
I11 sw				·		·												F					D	E	М	W				
Cycle	2	2	2	2	2	2	3	3	3	3	3	3	3	3	3															

Cycle	2	2	2	2	2	2	3	3	3	3	3	3	3	3	3								
Cycic	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8								
I12 lw	D	Е	М	W																			
I13 lw	F	D	Ε	М	W																		
I14 add		F			D	Ε	М	W															
I15 sw			F					D	Ε	М	W												
I16 addi				F					D	Е	М	W											
I17 addi					F					D	Ε	М	V										
I18 addi				·	·	F		·			D	Ε	М	W		·			·				
I19 addi							F					D	E	М	W								

Q7. (c) 27 cycles (Partial credit: 1 mark for 26 or 28)

Cycle	1	2	3	4	5	6	7	8	9	1	1 1	1 2	1	1 4	1 5	1 6	1 7	1 8	1 9	2	2	2 2	2	2	2 5	2	2 7		
I1 add	F	D	E	М	W						_						-		0		_	_		•			,		
I2 add		F	D	Е	М	W																							
I3 add			F	D	Е	М	W																						
I4 add				F	D	Е	М	W																					
I5 add					F	D	Е	М	W																				
I6 slt						F	D	Е	М	W																			
I7 beq							F		D	E	М	W																	
I8 Iw										F	D	E	М	W															
I9 Iw											F	D	E	М	W														
I10 add												F	D		Ε	М	W												
I11 sw													F	D		E	М	W											
I12 Iw														F	D		Е	М	W										
I13 Iw															F	D		Е	М	W									
I14 add																F	D			Ε	М	W							
I15 sw																	F	D			E	М	W						
I16 addi																		F	D			E	М	W					
I17 addi																			F	D			E	М	W				
I18 addi																				F	D			Ε	Μ	W			
I19 addi																					F	D			Е	М	W		

- Q7. (d) This will save one stall cycle for instruction 8 (lw). Hence 26 cycles. Award mark if this answer is one less than answer for part (c).
- Q7. (e) Move instructions 10-11 to after instruction 13. This would remove the data dependency arising from the add-after-lw instruction, reducing **two stall cycles**.