

Anna Goldman

FPGA Engineer

Haifa •058-4172936 •anna.goldman.fpga@gmail.com •linkedin.com/in/anna-goldman-9c31b7

EDUCATION

M.Sc. Electrical Engineering

2018 – 2021

Technion – Israel Institute of Technology, Haifa. GPA 88. Thesis: hardware acceleration of real-time image filtering on Zynq SoC.

B.Sc. Electrical Engineering

2012 – 2016

Saint Petersburg Electrotechnical University (LETI), Russia.

PROFESSIONAL EXPERIENCE

FPGA Engineer, Radenta Systems, Haifa

2023 – Present

- Design and verification of Verilog modules for radar signal-processing FPGAs (Xilinx UltraScale+).
- Own timing closure for a 250 MHz design: floorplanning, constraint tuning and pipeline balancing.
- Integrated PCIe Gen3 (XDMA) and DDR4 (MIG) interfaces; implemented AXI DMA data movers.
- Responsible for lab bring-up of new boards; debugging with Vivado ILA, oscilloscope and logic analyzer.
- Support system integration together with software and hardware teams.

FPGA Engineer, TechniLab, Haifa

2021 – 2023

- Developed VHDL modules for a video acquisition product: camera interfaces and image pre-processing pipeline.
- Wrote testbenches and ran functional simulations in ModelSim/Questa.
- Reduced BRAM utilization by approximately 20% by restructuring line-buffer architecture.
- Prepared release documentation and managed versioning of bitstreams.

TECHNICAL SKILLS

HDL: Verilog, SystemVerilog (design), VHDL

Tools: Vivado, Vitis (basic), ModelSim/Questa, Vivado ILA/ChipScope, Git

Interfaces: PCIe Gen3, DDR4, AXI4/AXI-Stream, LVDS, UART/SPI

Other: timing closure and XDC constraints, TCL and Python scripting, lab bring-up (oscilloscope, logic analyzer)

LANGUAGES

Russian – native. Hebrew – fluent. English – fluent.

ADDITIONAL INFORMATION

Immigrated to Israel in 2017.