

Dana Almog

Summary

FPGA engineer designing RTL in VHDL for a signal-processing pipeline, running timing closure in Vivado, verifying designs with testbenches and simulation.

Experience

2019-Present: Designed RTL blocks in VHDL for a real-time signal-processing pipeline, ran static timing analysis and closed timing in Vivado, built testbenches and ran simulation-based verification, debugged issues on lab hardware with a logic analyzer.

Skills

VHDL, Vivado, RTL design, timing closure, testbenches, simulation, FPGA, logic analyzer