
VIsi final project :2 Name :Ajay Ray Roll:2021102032

# The circuit need to be implemented



### Implementation by ngspice:

The technology file taken is 180nm. The implementation is by using 4 four-bit adders which are implemented by xor gates. For the final circuit different subcircuits are called accordingly. And then delay is calculated and shown below .

## **Delay calculation shown below**

```
1 A0: 0 A1: 0 A2: 0 A3: 0
 2 B0: 0 B1: 0 B2: 0 B3: 0
3 Maximum Delay: 3.56815E-11
 5 A0: 0 A1: 0 A2: 0 A3: 0
6 B0: 0 B1: 0 B2: 0 B3: 0
 7 Maximum Delay: 3.56815E-11
9 A0: 0 A1: 0 A2: 0 A3: 0
10 B0: 0 B1: 0 B2: 0 B3: 0
11 Maximum Delay: 3.56815E-11
12 -----
13 A0: 0 A1: 0 A2: 0 A3: 0
14 B0: 0 B1: 0 B2: 0 B3: 0
15 Maximum Delay: 3.56815E-11
17 A0: 0 A1: 0 A2: 0 A3: 0
18 B0: 0 B1: 0 B2: 0 B3: 0
19 Maximum Delay: 3.56815E-11
20 -----
21 A0: 0 A1: 0 A2: 0 A3: 0
22 B0: 0 B1: 0 B2: 0 B3: 0
23 Maximum Delay: 3.56815E-11
```

### Implementation in verilog

Logic file are written for all the subfiles and finally included in the multiplier file.

Command in the terminal : 1. iverilog -o test\_tb Multiplier\_4x4.v Multiplier\_4x4\_tb.v 2. vvp test\_tb

### **Output:**

The logic implementation can be verified by the following output.



#### Implementation by magic:

Here the technology file included is TSMC\_180nm.txt .

Command in terminal: magic multiplier.mag

In magic nand gate implementation is done. Xor gate is implemented by using 4 nand gate.

After then using xor gate half adder and full adder is designed to get the final multiplier circuit.

Output