Introduction to Processor Architecture (EC2.204)

LECTURE 8 & 9 & 10 - PROCESSOR ARCHITECTURE DESIGN: PIPELINING (SECTION 4.4 TILL 4.5.5)

Deepak Gangadharan Computer Systems Group (CSG), IIIT Hyderabad

Slide Contents: Adapted from slides by Randal Bryant

Overview

General Principles of Pipelining

- Goal
- Difficulties

Creating a Pipelined Y86-64 Processor

- Rearranging SEQ
- Inserting pipeline registers
- Problems with data and control hazards

Real-World Pipelines: Car Washes

Sequential



Pipelined




Parallel



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example



System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle of at least 320 ps

3-Way Pipelined Version



System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

Unpipelined




Cannot start new operation until previous one completes


3-Way Pipelined




Up to 3 operations in process simultaneously

Operating a Pipeline






Limitations: Nonuniform Delays



- Throughput limited by slowest stage
- Other stages sit idle for much of the time
- Challenging to partition system into balanced stages

Limitations: Register Overhead




- As try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:


1-stage pipeline: 6.25%3-stage pipeline: 16.67%6-stage pipeline: 28.57%

High speeds of modern processor designs obtained through very deep pipelining

Data Dependencies



Data Hazards



- Result does not feed back around in time for next operation
- Pipelining has changed behavior of system


Data Dependencies in Processors

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact

SEQ Hardware

- Stages occur in sequence
- One operation in process at a time



SEQ+ Hardware


- Still sequential implementation
- Reorder PC stage to put at beginning

PC Stage


- Task is to select PC for current instruction
- Based on results computed by previous instruction


Processor State

- PC is no longer stored in register
- But, can determine PC based on other stored information



Adding Pipeline Registers





Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute


Operate ALU

Memory

Read or write data memory

Write Back

Update register file




PIPE- Hardware

 Pipeline registers hold intermediate values from instruction execution

Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions

S_Field

Value of Field held in stage S pipeline register

s_Field

Value of Field computed in stage S



Feedback Paths

Predicted PC

Guess value of next PC

Branch information


- Jump taken/not-taken
- Fall-through or target address

Return point

Read from memory


Register updates

To register file write ports



Predicting the PC

- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect



Our Prediction Strategy

Instructions that Don't Transfer Control

- Predict next PC to be valP
- Always reliable

Call and Unconditional Jumps

- Predict next PC to be valC (destination)
- Always reliable

Conditional Jumps


- Predict next PC to be valC (destination)
- Only correct if branch is taken
 - Typically right 60% of time

Return Instruction


Don't try to predict

Recovering from PC Misprediction

- Mispredicted Jump
 - Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)
- Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)



Pipeline Demonstration




23

Data Dependencies: 3 Nop's

```
10
                                                                                             11
# demo-h3.ys
0x000: irmovq $10,% rdx
                                                           W
0x00a: irmovq $3,% rax
                                                           M
0x014: nop
                                                                      W
0x015: nop
                                                           D
                                                                      M
                                                                            W
0x016: nop
                                                                                  W
0x017: addq % rdx, % rax
                                                                                       W
0x019: halt
                                                    Cycle 6
                                                       W
                                              R[% rax] \leftarrow 3
                                                                            Cycle 7
                                                                      valA \leftarrow R[% rdx] = 10
                                                                      valB \leftarrow R[\% rax] = 3
```

Data Dependencies: 2 Nop's

```
# demo-h2.ys
0x000: irmovq $10,% rdx
0x00a: irmovq $3,% rax
0x014: nop
0x015: nop
0x016: addq %rdx,% rax
0x018: halt
```



Data Dependencies: 1 Nop

```
# demo-h1.ys
0x000: irmovg $10,% rdx
                                                 M
0x00a: irmovg $3,% rax
                                                           W
0x014: nop
                                                                 W
0x015: addg %rdx,%rax
0x017: halt
                                                                           W
                                                   Cycle 5
                                             R[%rdx] \leftarrow 10
                                             M valE = 3
                                             M dstE = %rax
                                                                      Error
```

valA

 $\leftarrow R[\% rdx] = 0$

valB $\leftarrow R[% rax] = 0$

Data Dependencies: No Nop

```
3
                                                                           8
# demo-h0.ys
0x000: irmovq $10,% rdx
                                               Ε
                                         D
                                                          W
                                                    M
 0x00a: irmovq $3,% rax
                                                               W
                                                          M
                                               D
 0x014: addq % rdx, % rax
                                               F
                                                               M
                                                                     W
0x016: halt
                                                                          W
                                                 Cycle 4
                                          M_valE = 10
                                          M dstE = % rdx
                                          e_valE \leftarrow 0 + 3 = 3
                                          E dstE = % rax
                                                    D
                                                                   - Error
                                           valA \leftarrow R[ % rdx] = 0
```


valB \leftarrow R[% rax] = 0

Branch Misprediction Example

```
demo-j.ys
0 \times 000:
            xorq %rax, %rax
                                   # Not taken
0 \times 0.02:
            jne t
0 \times 000 \text{b}:
            irmovq $1, %rax
                                   # Fall through
0 \times 015:
            nop
0 \times 016:
            nop
0 \times 017:
            nop
0 \times 018:
         halt
0x019: t: irmovq $3, %rdx
                                   # Target (Should not execute)
            irmovq $4, %rcx
0 \times 023:
                                   # Should not execute
0 \times 02d:
            irmovq $5, %rdx
                                   # Should not execute
```

Should only execute first 8 instructions

Branch Misprediction Trace



Incorrectly execute two instructions at branch target

Return Example


demo-ret.ys

```
0 \times 000:
             irmovq Stack,%rsp # Intialize stack pointer
0 \times 00 a :
                                 # Avoid hazard on %rsp
          nop
0 \times 0.0 \text{ b}:
          nop
0 \times 00c:
          nop
0x00d:
                                 # Procedure call
         call p
0 \times 016:
         irmovq $5,%rsi
                                 # Return point
0 \times 020:
          halt.
0x020: pos 0x20
0x020: p: nop
                                   # procedure
0 \times 021:
          nop
0 \times 022:
         nop
0 \times 023:
        ret.
0x024: irmovq $1,%rax # Should not be executed
0x02e: irmovq $2,%rcx # Should not be executed
0x038: irmovq $3,%rdx
                                 # Should not be executed
0 \times 042:
          irmovq $4,%rbx
                                  # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                                   # Initial stack pointer
```

Require lots of nops to avoid data hazards

Incorrect Return Example

Incorrectly execute 3 instructions following ret



Stalling for Data Dependencies

```
# demo-h2.ys
0x000: irmovq $10,%rdx
                                         M
                                             W
0x00a: irmovq $3,%rax
                                                 W
0x014: nop
                                                      W
                                         D
0x015: nop
                                                          W
                                             D
       bubble
                                                               W
                                                          M
0x016: addq %rdx, %rax
                                             F
                                                 D
                                                                   W
0x018: halt
                                                  F
                                                                       W
                                                           D
                                                                   M
```

- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers


 srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and writeback stages

Special Case

- Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
 - Or failed cond, move




Detecting Stall Condition

```
# demo-h2.ys
                                                                    10 11
0x000: irmovq $10,%rdx
                                                 W
                                             M
0x00a: irmovq $3,%rax
                                         D
                                                 M
                                                    W
0x014: nop
                                                            W
                                                        M
0x015: nop
                                                                W
       <mark>bubble</mark>
                                                            Ε
                                                                    W
                                                                        W
0x016: addq %rdx,%rax
0x018: halt
                                                  Cycle 6
                                               W dstE = %rax
                                               W valE = 3
                                               srcA = %rdx
```

srcB = %rax

Stalling X3

0x016: halt



What Happens When Stalling?

demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt

Cycle 8

Write Back	bubble
Memory	bubble
Execute	0x014: addq %rdx,%rax
Decode	0x016: halt
Fetch	

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages


Implementing Stalling



Pipeline Control

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes



Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

Value generated in execute or memory stage


Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example

```
# demo-h2.ys
0x000: irmovq$10,% rdx
0x00a: irmovq $3,% rax
0x014: nop
0x015: nop
0x016: addq % rdx,% rax
0x018: halt
```

- irmovq in write-back stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Bypass Paths

Decode Stage


- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

Forwarding Sources

Execute: valE

Memory: valE, valM

Write back: valE, valM



Data Forwarding Example #2

demo-h0.ys

0x000: irmovq \$10,%rdx
0x00a: irmovq \$3,%rax
0x014: addq %rdx,%rax


0x016: halt

Register %rdx

- Generated by ALU during previous cycle
- Forward from memory as valA

Register %rax

- Value just generated by ALU
- Forward from execute as valB



Forwarding Priority

demo-priority.ys

0x000: irmovq \$1, %rax

0x00a: irmovq \$2, %rax


0x014: irmovq \$3, %rax

0x01e: rrmovq %rax, %rdx


0x020: halt

Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage




Implementing Forwarding



- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage

Implementing Forwarding




```
## What should be the A value?
int d valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
 # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
 # Forward valM from write back d_srcA
== W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```

Limitation of Forwarding


Load-use dependency

- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8




Avoiding Load/Use Hazard

- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage




Detecting Load/Use Hazard



Condition	Trigger
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>

Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	Ш	D	ш	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal


Branch Misprediction Example

```
0 \times 0000:
       xorq %rax,%rax
0 \times 0.02:
                               # Not taken
       jne t
0 \times 000 b:
           irmovq $1, %rax  # Fall through
0 \times 015:
           nop
0 \times 016:
           nop
0 \times 017:
           nop
0 \times 018:
          halt.
0x019: t: irmovq $3, %rdx  # Target
0x023:
           irmovq $4, %rcx # Should not execute
0 \times 02d:
           irmovq $5, %rdx  # Should not execute
```

Should only execute first 8 instructions

demo-j.ys

Handling Misprediction




Predict branch as taken

Fetch 2 instructions at target

Cancel when mispredicted


- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Control for Misprediction



Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Return Example

demo-retb.ys

```
0 \times 0 0 0 :
       irmovq Stack,%rsp # Intialize stack pointer
                  # Procedure call
0x00a: call p
0 \times 013:
      irmovq $5,%rsi  # Return point
0x01d: halt
0x020: pos 0x20
0x020: p: irmovq $-1,%rdi
                           # procedure
0x02a: ret
0x02b: irmovq $1,%rax # Should not be executed
0x035: irmovq $2,%rcx # Should not be executed
0x03f: irmovq $3,%rdx # Should not be executed
0 \times 049:
      irmovq $4,%rbx
                           # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                           # Stack: Stack pointer
```

Previously executed three additional instructions


Correct Return Example

demo-retb 0×026 : ret bubble


bubble


bubble

 0×013 : irmovq\$5,%rsi # Return




- While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage





Detecting Return



Condition	Trigger						
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>						

Control for Return

Condition	F	D	Е	M	W
Processing ret	stall	bubble	normal	normal	normal

Special Control Cases


Detection

Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control

```
bool F stall =
     # Conditions for a load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } ||
     # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool D stall =
     # Conditions for a load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
     # Stalling at fetch while ret passes through pipeline
      IRET in { D icode, E icode, M icode };
bool E bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
     # Load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Control Combinations



Special cases that can arise on same clock cycle


Combination A

- Not-taken branch
- ret instruction at branch target

Combination B


- Instruction that reads from memory to %rsp
- Followed by ret instruction

Control Combination A



- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M valM anyhow


Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Thank You!