
Introduction to Processor Architecture (EC2.204)

LECTURE 2 - INSTRUCTION SET ARCHITECTURE

Deepak Gangadharan Computer Systems Group (CSG), IIIT Hyderabad

Slide Contents: Based on materials from text books and other public sources

ISA: Hardware – Software Interface



Programming Languages and Abstractions

A Programming Language provides

- Data Abstractions
 - int, float, bool etc. data types.
 - Mechanism for hierarchical composition of new Data Abstractions
 - Structures, arrays, Unions etc.
- Data Processing Abstractions
 - Arithmetic and Boolean Operations, String Operations etc.
- Control Abstractions while, if, for constructs etc.

Key Idea: We should be able to realize these abstractions through the ISA of a given processor!

ISA Design Philosophy

- Two ISA design philosophies
 - RISC Reduced Instruction Set Computer
 - CISC Complex Instruction Set Computer

RISC versus CISC

RISC	CISC
Each instruction does one simple task.	Each instruction can do multiple tasks.
Amount of work done in each instruction is roughly the same.	Amount of work done in each instruction could have huge variance.
Fixed Length instruction format.	Variable length instruction format.
Load-Store Architecture. Instruction operands should always reside in registers.	Instruction Operands can reside in memory also.
Large bank of general purpose registers.	Many special purpose registers.
Simple Addressing Modes.	Can have complex addressing modes.
Few Data Types (typically integer and float)	Could provide support for more data types like Strings.
Berkeley RISC , Stanford MIPS, ARM, HP's PA- RISC	Intel x86 line of processors

RISC or CISC – Which way should we go?

RISC	CISC
Simple, fast (pipelined) and power efficient hardware implementations.	Complex hardware, not so Power efficient, hard to come up with pipelined implementations.
Not so good for an Assemble Language Programmer when compared with CISC ISAs.	Good for an Assemble Language Programmer.
Good for compiler writer.	Compiler writer has to work hard to use the underlying CISC ISA features.
Less code density	Good code density

Assembly Language Example


```
long mult2(long, long);

void multstore(long x, long y, long *dest) {
    long t = mult2(x, y);
    *dest = t;
}
```

```
multstore:

pushq %rbx
movq %rdx, %rbx
call mult2
movq %rax, (%rbx)
popq %rbx
ret
```

Assembly/Machine Code View



Programmer-Visible State

- PC: Program counter
 - Address of next instruction
 - Called "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

8-bit, 16-bit, 32-bit, 64-bit ISAs

A processor supporting a 32-bit ISA

- Registers are 32 bits in length
- 32-bit ALU
- Data bus width between processor and main memory 32 bits
- Address space size 2^32 bytes [4 GB]

A 64-bit processor may support a 32-bit ISA also for compatibility reasons [but don't expect performance gains]

Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
 - In terms of speed. Less so for low power.

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
8086	1978	29K	5-10
 First 16-bit Intel processo 	r. Basis for IBM PC & DOS		
• 1MB address space			
386	1985	275K	16-33
 First 32 bit Intel processo 	r , referred to as IA32		
 Added "flat addressing", 	capable of running Unix		
Pentium 4E	2004	125M	2800-3800
 First 64-bit Intel x86 proc 	essor, referred to as x86-64		
Core 2	2006	291M	1060-3500
 First multi-core Intel proc 	ressor		
Core i7	2008	731M	1700-3900
Four cores			


Intel x86 Processors, cont.

Machine Evolution


0	386	1985	0.3M
0	Pentium	1993	3.1M
0	Pentium/MMX	1997	4.5M
0	PentiumPro	1995	6.5M
0	Pentium III	1999	8.2M
0	Pentium 4	2001	42M
0	Core 2 Duo	2006	291M
0	Core i7	2008	731M

Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores



Assembly/Machine Code View



Programmer-Visible State

- PC: Program counter
 - Address of next instruction
 - Called "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

Memory


- Byte addressable array
- Code and user data
- Stack to support procedures

13

Registers


Accessing Information: IA32 Integer Registers

- Used to store integer/pointers
 - First six registers can be considered general purpose registers, except some instructions that uses specific registers as source and/or destination.
 - Last two registers, contain pointers to important places in the program stack
 - The low-order 2 bytes of the first four registers can be independently read or written by the byte operation instructions.
 - Similarly, the low-order 16 bits of each register can be read or written by word operation instructions.



Accessing Information: x86-64 Integer Registers

- 16 registers to store integer/pointers
 - First six registers can be considered general purpose registers, except some instructions that uses specific registers as source and/or destination.
 - Next two registers, contain pointers to important places in the program stack
 - The low-order 2 bytes of the first four registers can be independently read or written by the byte operation instructions.
 - Similarly, the low-order 16 bits of each register can be read or written by word operation instructions.



General Purpose Registers

- Accumulator register (ax). Used in arithmetic operations
- Counter register (cx). Used in shift/rotate instructions and loops.
- Data register (dx). Used in arithmetic operations and I/O operations.
- Base register (bx). Used as a pointer to data
- Stack Pointer register (sp). Pointer to the top of the stack.
- Stack Base Pointer register (bp). Used to point to the base of the stack.
- Source Index register (si). Used as a pointer to a source in stream operations.
- Destination Index register (di). Used as a pointer to a destination in stream operations.

Source: Wikipedia

Data Transfer Instructions

movq Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

Normal (R) Mem[Reg[R]]

Register R specifies memory address

Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset

Example of Simple Addressing Modes

```
void swap
   (long *xp, long *yp)
{
   long t0 = *xp;
   long t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```

```
void swap
                                 Registers
   (long *xp, long *yp)
```

	%rdi	
<pre>long t0 = *xp; long t1 = *yp;</pre>	%rsi •	
*xp = t1; *yp = t0;	%rax	
тур — со,	%rdx	
Pogistor Value		

Register	Value
%rdi	хр
%rsi	ур
%rax	t0
%rdx	t1


```
swap:
          (%rdi), %rax # t0 = *xp
  movq
  movq (%rsi), %rdx \# t1 = *yp
  movq %rdx, (%rdi) \# *xp = t1
  movq %rax, (%rsi) # *yp = t0
  ret
```

Memory

Registers


%rdi	0x120
%rsi	0x100
%rax	
%rdx	


Memory





swap:

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```









Simple Memory Addressing Modes

Normal (R) Mem[Reg[R]]

- Register R specifies memory address
- Aha! Pointer dereferencing in C

Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset

Complete Memory Addressing Modes

Most General Form

```
D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+ D]
```

• D: Constant "displacement" 1, 2, or 4 bytes

• Rb: Base register: Any of 16 integer registers

• Ri: Index register: Any, except for %rsp

• S: Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Data Transfer Instructions

Example

```
(a) C code
long exchange(long *xp, long y)
{
    long x = *xp;
    *xp = y;
    return x;
}
```


(b) Assembly code

- Dereferencing a pointer → Copying the pointer into a register and using the register in a memory reference
- Local variables are often stored in registers rather than memory locations \rightarrow Faster access

Push and Pop

Instruc	ction	Effect	Description
pushl	S	$R[\%esp] \leftarrow R[\%esp] - 4;$ $M[R[\%esp]] \leftarrow S$	Push double word
popl	D	$D \leftarrow M[R[\%esp]];$ $R[\%esp] \leftarrow R[\%esp] + 4$	Pop double word

Push and Pop



Arithmetic and Logic Operations

Address Computation Instruction

leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Uses

Computing addresses without a memory reference

```
• E.g., translation of p = &x[i];
```

Computing arithmetic expressions of the form x + k*y

```
k = 1, 2, 4, or 8
```

Compilers can use it for compact arithmetic operations

```
long m12(long x)
Exam
{
    return x*12;
}
```

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2
salq $2, %rax # return t<<2</pre>
```

Unary Operations

Instruction		Effect	Description	
INC	D	$D \leftarrow D + 1$	Increment	
DEC	D	$D \leftarrow D - 1$	Decrement	
NEG	D	$D \leftarrow \neg D$	Negate	
NOT	D	$D \leftarrow \neg D$	Complement	

- The single operand can either be a register or a memory location
- Example: incl (%esp) → Increments the 4 byte element on top of the stack

Some Arithmetic Operations

Two Operand Instructions:

Format		Computation	
addq	Src,Dest	Dest = Dest + Src	
subq	Src,Dest	Dest = Dest – Src	
imulq	Src,Dest	Dest = Dest * Src	
salq	Src,Dest	Dest = Dest << Src	Also called shiq
sarq	Src,Dest	Dest = Dest >> Src	Arithmetic
shrq	Src,Dest	Dest = Dest >> Src	Logical
xorq	Src,Dest	Dest = Dest ^ Src	
andq	Src,Dest	Dest = Dest & Src	
orq	Src,Dest	Dest = Dest Src	

Watch out for argument order!

No distinction between signed and unsigned int (why?)

Shift Operations

Instruction		Effect	Description	
SAL	k, D	$D \leftarrow D \lessdot k$	Left shift	
SHL	k, D	$D \leftarrow D \lessdot k$	Left shift (same as SAL)	
SAR	k, D	$D \leftarrow D >>_A k$	Arithmetic right shift	
SHR	k, D	$D \leftarrow D >>_L k$	Logical right shift	

Operation	Val	ues
Argument x	[01100011]	[10010101]
x << 4	[001100000]	[010100000]
x >> 4 (logical)	[00000110]	[00001001]
x >> 4 (arithmetic)	[00000110]	[11111001]

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
 long t1 = x+y;
 long t2 = z+t1;
 long t3 = x+4;
 long t4 = y * 48;
 long t5 = t3 + t4;
 long rval = t2 * t5;
 return rval;
```

arith:

```
leaq (%rdi,%rsi), %rax
addq %rdx, %rax
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx
leaq 4(%rdi,%rdx), %rcx
imulq %rcx, %rax
ret
```

Interesting Instructions

- leaq: address computation
- salq: shift
- **imulq**: multiplication
 - But, only used once

Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
 long t1 = x+y;
 long t2 = z+t1;
 long t3 = x+4;
 long t4 = y * 48;
 long t5 = t3 + t4;
 long rval = t2 * t5;
 return rval;
```

arith:

ret

```
leaq (%rdi,%rsi), %rax # t1
addq %rdx, %rax # t2
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx # t4
leaq 4(%rdi,%rdx), %rcx # t5
imulq %rcx, %rax # rval
```

Register	Use(s)	
%rdi	Argument x	
%rsi	Argument y	
%rdx	Argument z	
%rax	t1, t2, rval	
%rdx	t4	
%rcx	t5	

- CPU maintains a set of single-bit condition code registers describing attributes of the most recent arithmetic or logical operation.
- These registers (listed below) can then be tested to perform conditional branches.
 - CF: Carry Flag. The most recent operation generated a carry out of the most significant bit. Used to detect overflow for unsigned operations.
 - ZF: Zero Flag. The most recent operation yielded zero.
 - SF: Sign Flag. The most recent operation yielded a negative value.
 - OF: Overflow Flag. The most recent operation caused a two's-complement overflow—either negative or positive.

$$t = a + b$$

- All unary and binary arithmetic & logical operations (except leaq) set the single bit condition codes.
- For logical operations, the carry and overflow flags are set to zero.
- Fore shift operations, the carry flag is set to the last bit shifted out, while the overflow flag is set to zero.
- INC and DEC instruction set the overflow and zero flags but leave the carry flag unchanged.

- Two instruction classes (CMP and TEST) set the condition codes.
- CMP behave similar to SUB without altering the destination register.
- TEST behave similar to AND without altering the destination register.

Instruction		Based on	Description	
CMP	S_2 , S_1	$S_1 - S_2$	Compare	
cmpb		Compare byte		
cmpw		Compare word		
cmpl		Compare double word		
TEST	S_2 , S_1	$S_1 \& S_2$	Test	
testb	6	Test byte		
testw		Test word		
testl		Test double word		

- Three common ways to use the condition codes
 - 1. Set a single byte to 0 or 1 depending on some combination of condition codes (SET instructions)
 - 2. Conditionally jump to some other part of the program (Jump instructions)
 - 3. Conditionally move data (CMOVE instructions)

Accessing the Condition Codes


- Instruction suffixes refer to combination of condition codes and not the operand types.
- Operand D refers to a single byte register or single byte memory location.

Instruction		Synonym	Effect	Set condition
sete	D	setz	$D \leftarrow ZF$	Equal / zero
setne	D	setnz	$D \leftarrow \texttt{~ZF}$	Not equal / not zero
sets	D		$D \leftarrow \mathtt{SF}$	Negative
setns	D		$D \leftarrow \text{~SF}$	Nonnegative
setg	D	setnle	$D \leftarrow \texttt{``(SF`OF) \& ``ZF'}$	Greater (signed >)
setge	D	setnl	$D \leftarrow \texttt{``(SF`OF)}$	Greater or equal (signed >=)
setl	D	setnge	$D \leftarrow \texttt{SF} \widehat{\ } \texttt{OF}$	Less (signed <)
setle	D	setng	$D \leftarrow (\texttt{SF} \texttt{OF}) \mid \texttt{ZF}$	Less or equal (signed <=)
seta	D	setnbe	$D \leftarrow \texttt{~CF \& ~ZF}$	Above (unsigned >)
setae	D	setnb	$D \leftarrow \texttt{~CF}$	Above or equal (unsigned >=)
setb	D	setnae	$D \leftarrow \mathtt{CF}$	Below (unsigned <)
setbe	D	setna	$D \leftarrow \texttt{CF} \mid \texttt{ZF}$	Below or equal (unsigned <=)

```
set1 D setnge D \leftarrow SF \cap OF Less (signed <)
```

JUMP Instruction

- A JUMP instruction can cause the execution to switch to a completely new position in the program
- Generally a label used in assembly code to indicate the jump destination
- Addresses of jump targets determined during object code generation



JUMP Instructions and Condition Codes

Instruction		Synonym	Jump condition	Description	
jmp	Label		1	Direct jump	
jmp	*Operand		1	Indirect jump	
je	Label	jz	ZF	Equal / zero	
jne	Label	jnz	~ZF	Not equal / not zero	
js	Label		SF	Negative	
jns	Label		~SF	Nonnegative	
jg	Label	jnle	~(SF ^ OF) & ~ZF	Greater (signed >)	
jge	Label	jnl	~(SF ^ OF)	Greater or equal (signed >=)	
jl	Label	jnge	SF ~ OF	Less (signed <)	
jle	Label	jng	(SF ^ OF) ZF	Less or equal (signed <=)	
ja	Label	jnbe	~CF & ~ZF	Above (unsigned >)	
jae	Label	jnb	~CF	Above or equal (unsigned >=)	
jb	Label	jnae	CF	Below (unsigned <)	
jbe	Label	jna	CF ZF	Below or equal (unsigned <=)	

JUMP Instruction Encoding


Two common encodings used are

- PC relative: Encodes the difference between the address of target instruction and address of instruction immediately following the jump
- Absolute address
- Why relative to address of instruction immediately following jump?

Assembly code

movq %rdi, %rax jmp .L2 .L3: sarq %rax .L2: testq %rax, %rax jg .L3 rep; ret

Disassembled code



JUMP Instruction Encoding

Disassembled version after linking

```
%rdi,%rax
4004d0: 48 89 f8
                                mov
4004d3: eb 03
                                       4004d8 <loop+0x8>
                                jmp
4004d5: 48 d1 f8
                                       %rax
                                sar
                                test %rax, %rax
4004d8: 48 85 c0
4004db: 7f f8
                                       4004d5 <loop+0x5>
                                jg
4004dd: f3 c3
                                repz retq
```

Advantages:

- 1) Instructions can be compactly encoded (requiring just 2 bytes)
- 2) Object code can be shifted to different positions in memory without alteration

Implementing Conditional Branches with Conditional Control

```
int absdiff(int x, int y) {        int gotodiff(int x, int y) {
   if (x < y)
                                    int result;
                             if (x \ge y)
       return y - x;
   else
                                        goto x_ge_y;
                                    result = y - x;
       return x - y;
                                    goto done;
                                  x_ge_y:
                                    result = x - y;
                                  done:
                            10
                                 return result;
```

Implementing Conditional Branches with Conditional Control

(c) Generated assembly code

```
x at %ebp+8, y at %ebp+12
      movl 8(%ebp), %edx
                            Get x
      movl 12(%ebp), %eax Get y
   cmpl %eax, %edx Compare x:y
      jge .L2
                              if >= goto x_ge_y
      subl %edx, %eax
                              Compute result = y-x
              .L3
      jmp
                              Goto done
    .L2:
                            x_ge_y:
              %eax, %edx
      subl
                              Compute result = x-y
              %edx, %eax
    movl
                               Set result as return value
    .L3:
10
                             done: Begin completion code
```

Implementing Conditional Branches with Conditional Control

```
if (test-expr)
then-statement
else
else-statement
```

```
t = test-expr;
   if (!t)
      goto false;
   then-statement
   goto done;
false:
   else-statement
done:
```

Conditional Branches with Conditional Move

(a) Original C code

```
int absdiff(int x, int y) {
    return x < y ? y-x : x-y;
}</pre>
```

(b) Implementation using conditional assignment

```
int cmovdiff(int x, int y) {
   int tval = y-x;
   int rval = x-y;

   int test = x < y;

   /* Line below requires
   single instruction: */
   if (test) rval = tval;
   return rval;
}</pre>
```

Conditional Branches with Conditional Move

(c) Generated assembly code

```
x at %ebp+8, y at %ebp+12
      movl 8(%ebp), %ecx
                                Get x
              12(%ebp), %edx
      movl
                                Get y
              %edx, %ebx
      movl
                                Copy y
              %ecx, %ebx
      subl
                                Compute y-x
              %ecx, %eax
      movl
                                Copy x
              %edx, %eax
      subl
                                Compute x-y and set as return value
              %edx, %ecx
      cmpl
                                Compare x:y
8
              %ebx, %eax
      cmovl
                                If <, replace return value with y-x
```

Conditional Branches with Conditional Move

Instruction		Synonym	Move condition	Description	
cmove	S, R	cmovz	ZF	Equal / zero	
cmovne	S, R	cmovnz	~ZF	Not equal / not zero	
cmovs	S, R		SF	Negative	
cmovns	S, R		~SF	Nonnegative	
cmovg	S, R	cmovnle	~(SF ^ OF) & ~ZF	Greater (signed >)	
cmovge	S, R	cmovnl	~(SF ^ OF)	Greater or equal (signed >=)	
cmovl	S, R	cmovnge	SF ~ OF	Less (signed <)	
cmovle	S, R	cmovng	(SF ~ OF) ZF	Less or equal (signed <=)	
cmova	S, R	cmovnbe	~CF & ~ZF	Above (unsigned >)	
cmovae	S, R	cmovnb	~CF	Above or equal (Unsigned >=)	
cmovb	S, R	cmovnae	CF	Below (unsigned <)	
cmovbe	S, R	cmovna	CF ZF	below or equal (unsigned <=)	

Conditional Branches: Do-While Loop

```
(a) C code
                                      (b) Equivalent goto version
long fact_do(long n)
                                      long fact_do_goto(long n)
    long result = 1;
                                          long result = 1;
    do f
        result *= n;
                                          result *= n;
        n = n-1;
                                          n = n-1;
    } while (n > 1);
                                          if (n > 1)
    return result;
                                              goto loop;
                                          return result;
```

(c) Corresponding assembly-language code

```
long fact_do(long n)
n in %rdi
fact_do:
  movl
          $1, %eax
                          Set result = 1
.L2:
                        loop:
  imulq %rdi, %rax
                          Compute result *= n
          $1, %rdi
  subq
                          Decrement n
          $1, %rdi
  cmpq
                          Compare n:1
          .L2
                          If >, goto loop
  ig
  rep; ret
                          Return
```

Conditional Branches: While Loop

```
int fact_while(int n)

int fact_while(int n)

int result = 1;

while (n > 1) {
    result *= n;
    n = n-1;

}

return result;

}
```

```
int fact_while_goto(int n)
{
    int result = 1;
    if (n <= 1)
        goto done;

loop:
    result *= n;
    n = n-1;
    if (n > 1)
        goto loop;

done:
    return result;
}
```

```
Argument: n at %ebp+8
Registers: n in %edx, result in %eax
   movl
           8(%ebp), %edx
                              Get n
           $1, %eax
  movl
                              Set result = 1
           $1, %edx
   cmpl
                              Compare n:1
            .L7
   jle
                              If <=, goto done
 .L10:
                            loop:
  imull
           %edx, %eax
                              Compute result *= n
           $1, %edx
   subl
                              Decrement n
           $1, %edx
   cmpl
                              Compare n:1
   jg
            .L10
                              If >, goto loop
 .L7:
                           done:
 Return result
```


Conditional Branches: Switch Statement

```
(a) Switch statement
void switch_eg(long x, long n,
               long *dest)
    long val = x;
    switch (n) {
    case 100:
        val *= 13:
        break:
    case 102:
        val += 10:
        /* Fall through */
    case 103:
        val += 11:
        break:
    case 104:
    case 106:
        val *= val:
        break;
    default:
        val = 0;
    *dest = val;
```

```
void switch_eg(long x, long n, long *dest)
    x in %rdi, n in %rsi, dest in %rdx
     switch_eg:
                $100, %rsi
       subq
                                          Compute index = n-100
                $6, %rsi
                                          Compare index:6
       cmpq
                                          If >, goto loc_def
                .L8
       ja
                *.L4(,%rsi,8)
                                          Goto * jg[index]
       jmp
     .L3:
                                        loc_A:
       leag
                (%rdi,%rdi,2), %rax
                                          3*x
                (%rdi,%rax,4), %rdi
       leag
                                          val = 13*x
                .L2
       jmp
                                          Goto done
     .L5:
                                        loc B:
       addq
                $10. %rdi
11
                                          x = x + 10
     .L6:
1.2
                                        loc C:
                $11, %rdi
13
       addq
                                          val = x + 11
                .L2
14
       jmp
                                          Goto done
     .L7:
15
                                        loc D:
                %rdi, %rdi
                                          val = x * x
16
       imulq
                .L2
                                          Goto done
17
       jmp
18
     .L8:
                                        loc def:
                $0, %edi
19
       movl
                                          val = 0
     .L2:
20
                                        done:
                %rdi, (%rdx)
                                          *dest = val
21
       movq
22
       ret
                                          Return
```

Y86-64 Processor State

RF: Program CC: Condition registers codes %rsp %r8 %r12 %rax ZF SF OF %rcx %rbp %r9 %r13 %r14 %rdx %rsi %r10 PC %rbx %rdi %r11




- Program Registers
 - 15 registers (omit %r15). Each 64 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - ZF: Zero SF:Negative
- Program Counter
 - Indicates address of next instruction
- Program Status
 - Indicates either normal operation or some error condition
- Memory
 - Byte-addressable storage array
 - · Words stored in little-endian byte order

OF: Overflow

Y86-64 Instructions


- Subset of x86-64 instruction set
 - includes only 8-byte integer operations
 - fewer addressing modes (second index register and scaling not supported)
 - No transfer of immediate data to memory
 - smaller set of operations





Y86-64 Instructions

Format

- 1–10 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with x86-64
- Each accesses and modifies some part(s) of the program state







Encoding Registers

Each register has 4-bit ID

%rax	0
%rcx	1
%rdx	2
%rbx	3
%rsp	4
%rbp	5
%rsi	6
%rdi	7

	_
%r8	8
%r9	9
%r10	А
%r11	В
%r12	С
%r13	D
%r14	E
No Register	F


Same encoding as in x86-64

Register ID 15 ($0 \times F$) indicates "no register"

• Will use this in our hardware design in multiple places


Instruction Example

Addition Instruction




- Add value in register rA to that in register rB
 - Store result in register rB
 - Note that Y86-64 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Arithmetic and Logical Operations



- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction word
- Set condition codes as side effect

Move Operations




- Like the x86-64 movq instruction
- Simpler format for memory addresses
- Give different names to keep them distinct

Move Instruction Examples

```
X86-64
                             Y86-64
movq $0xabcd, %rdx
                             irmovq $0xabcd, %rdx
                           30 82 cd ab 00 00 00 00 00 00
                Encoding:
movq %rsp, %rbx
                             rrmovq %rsp, %rbx
                           20 43
                Encoding:
movq -12(%rbp),%rcx
                            mrmovq -12(%rbp),%rcx
                              50 15 f4 ff ff ff ff ff ff
                Encoding:
movq %rsi,0x41c(%rsp)
                             rmmovq %rsi, 0x41c(%rsp)
                              40 64 1c 04 00 00 00 00 00 00
                Encoding:
```

Conditional Move Instructions



- Refer to generically as "cmovXX"
- Encodings differ only by "function code"
- Based on values of condition codes
- Variants of rrmovq instruction
 - (Conditionally) copy value from source to destination register

Jump Instructions

Jump (Conditionally)




- Refer to generically as "jXX"
- Encodings differ only by "function code" fn
- Based on values of condition codes
- Same as x86-64 counterparts
- Encode full destination address
 - Unlike PC-relative addressing seen in x86-64

Jump Instructions

Jump Unconditionally				
jmp Dest	7 0	Dest		
Jump When Less or Equal				
jle Dest	7 1	Dest		
Jump When Less				
jl Dest	7 2	Dest		
Jump When Equal				
je Dest	7 3	Dest		
Jump When Not Equal				
jne Dest	7 4	Dest		
Jump When Greater or Equal				
jge Dest	7 5	Dest		
Jump When Greater				
jg Dest	7 6	Dest		

Y86-64 Program Stack



- Region of memory holding program data
- Used in Y86-64 (and x86-64) for supporting procedure calls
- Stack top indicated by %rsp
 - Address of top stack element
- Stack grows toward lower addresses
 - Top element is at highest address in the stack
 - When pushing, must first decrement stack pointer
 - After popping, increment stack pointer

Stack Operations



- Decrement %rsp by 8
- Store word from rA to memory at %rsp
- Like x86-64



- Read word from memory at %rsp
- Save in rA
- Increment %rsp by 8
- Like x86-64

Subroutine Call and Return



- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like x86-64

ret 9 0

- Pop value from stack
- Use as address for next instruction
- Like x86-64

Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- x86-64 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

Status Conditions

Mnemonic	Code
AOK	1

Normal operation

Mnemonic	Code
HLT	2

Halt instruction encountered

Mnemonic Code
ADR 3

• Bad address (either instruction or data) encountered

Mnemonic Code
INS 4

Invalid instruction encountered

Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution

Y86-64 program

x86-64 code

```
long sum(long *start, long count)

long sum = 0;
    while (count) {
        sum += *start;
        start++;
        count--;
    }
    return sum;
}
```

```
long sum(long *start, long count)
     start in %rdi, count in %rsi
     sum:
               $0. %eax
       movl
                                 sum = 0
                .L2
                                 Goto test
       jmp
     .L3:
                               loop:
               (%rdi), %rax
       addq
                                 Add *start to sum
               $8, %rdi
       addq
                                 start++
               $1, %rsi
       subq
                                 count--
     .L2:
                               test:
               %rsi, %rsi
                                 Test sum
       testq
10
       ine
                .L3
                                 If !=0, goto loop
11
       rep; ret
                                 Return
```

Y86-64 code

```
long sum(long *start, long count)
     start in %rdi, count in %rsi
     sum:
       irmovq $8,%r8
                                Constant 8
       irmovq $1,%r9
                                Constant 1
       xorq %rax, %rax
                                sum = 0
       andq %rsi,%rsi
                                Set CC
       jmp
                test
                                Goto test
     loop:
       mrmovq (%rdi),%r10
                                Get *start
       addq %r10, %rax
                                Add to sum
       addq %r8,%rdi
10
                                start++
       subq %r9,%rsi
                                count -- . Set CC
12
     test:
13
               loop
                                Stop when 0
       ine
14
       ret
                                Return
```

Summary

Y86-64 Instruction Set Architecture

- Similar state and instructions as x86-64
- Simpler encodings
- Somewhere between CISC and RISC

How Important is ISA Design?

- Less now than before
 - With enough hardware, can make almost anything go fast

Thank You!