# Introduction to Processor Architecture (EC2.204)

LECTURE 6 & 7 - PROCESSOR ARCHITECTURE DESIGN (SECTION 4.3)

Deepak Gangadharan Computer Systems Group (CSG), IIIT Hyderabad

Slide Contents: Adapted from slides by Randal Bryant

# Preliminaries

 $CPU\ time = Number\ of\ instructions \times Clocks\ per\ instruction\ (CPI) \times Clock\ cycle\ time$ 

$$Clock\ rate = \frac{1}{Clock\ cycle\ time}$$

Factors affecting the above parameters: Clock rate – hardware technology and organization CPI – organization, ISA and compiler technology Instruction count – ISA and compiler technology

# Sequential Y86-64 Implementation

# Sequential Y86-64 implementation

- Let us call the processor SEQ (for sequential processor)
- On each clock cycle, SEQ performs all the steps required to process a complete instruction
- Result: Very long cycle time and low clock rate
- Goal: Improve the sequential implementation by understanding the problems with it

# Sequential Y86 Instruction Stages

Each instruction sequentially goes through following common stages:

- 1. Fetch
- 2. Decode
- 3. Execute
- 4. Memory
- 5. Write-back
- 6. PC update

The processor loops indefinitely, performing the functions in each stage unless any exception condition occurs.

# Sequential Y86 Instruction Stages

### Why common stages for all instructions?

- Very simple and uniform structure is important when designing hardware  $\rightarrow$  To reduce the footprint of logic on the chip
- One way to minimize complexity is by sharing hardware as much as possible among instructions
- Cost of duplicating block of logic in hardware is much higher than the cost of having multiple copies of code in software

#### Fetch

Read instruction from instruction memory

#### Decode

Read program registers

#### Execute

Compute value or address

### Memory


Read or write data

#### Write Back

Write program registers

### PC

Update program counter



#### Fetch:

- Reads bytes of an instruction from memory using the PC value as address → Extracts the two 4-bit portions of instruction specifier byte referred to as **icode** and **ifun**
- Possibly fetches the register specifier byte giving one or both of the register operand specifiers
   rA and rB
- Also possibly fetches an 8-byte constant word valC  $\rightarrow$  Computes valP as the address of the next instruction in the sequence , i.e. valP = PC + length of fetched instruction

#### Decode:

- Reads up to to two operands from the register file giving values valA and/or valB
- For some instructions, it reads register %rsp

#### **Execute:**

- ALU either performs operation given by ifun, computes effective address of a memory reference, or increments or decrements the stack pointer. Resulting value  $\rightarrow$  valE
- Condition codes are possibly set
- For a jump instruction, tests condition code and branch condition (referred to by ifun) to determine if branch should be taken or not

### Memory:

• May read or write data from/to memory respectively. Value read referred to as valM.

### Write back:

Writes up to two results to the register file

### PC Update:

PC is set to address of next instruction or valP

# Executing Arithmetic/Logic Operation



#### Fetch

Read 2 bytes

#### Decode

Read operand registers

#### Execute

- Perform operation
- Set condition codes

### Memory

Do nothing

### Write back

Update register

### PC Update

Increment PC by 2

# Stage Computation: Arithmetic/Logic Operations

	OPq rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$	
	$rA:rB \leftarrow M_1[PC+1]$	
	valP ← PC+2	
Decode	$valA \leftarrow R[rA]$	
	valB ← R[rB]	
Execute	valE ← valB OP valA	
	Set CC	
Memory		
Write	R[rB] ← valE	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC

Read operand A

Read operand B

Perform ALU operation

Set condition code register

Write back result

Update PC

# Executing rmmovq

rmmovqrA, D(rB) 4 0 rA rB D

### Fetch

Read 10 bytes

#### Decode

Read operand registers

#### Execute

Compute effective address

### Memory

Write to memory

#### Write back

Do nothing

### PC Update

Increment PC by 10

# Stage Computation: rmmovq

	rmmovq rA, D(rB)	
Fetch	icode:ifun $\leftarrow M_1[PC]$	
	$rA:rB \leftarrow M_1[PC+1]$	
	$valC \leftarrow M_8[PC+2]$	
	valP ← PC+10	
Decode	valA ← R[rA]	
	valB ← R[rB]	
Execute	valE ← valB + valC	
Memory	$M_8[valE] \leftarrow valA$	
Write		
back		
PC update	PC ← valP	

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

Use ALU for address computation

# Executing popq



### Fetch

• Read 2 bytes

#### Decode

Read stack pointer

#### Execute

Increment stack pointer by 8

### Memory

Read from old stack pointer

#### Write back

- Update stack pointer
- Write result to register

### PC Update

Increment PC by 2

# Stage Computation: popq

oona rA	
popq rA	
icode:ifun $\leftarrow M_1[PC]$	
$A: rB \leftarrow M_1[PC+1]$	
/alP ← PC+2	
/alA ← R[%rsp]	
/alB ← R[%rsp]	
/alE ← valB + 8	
$valM \leftarrow M_8[valA]$	
R[%rsp] ← valE	
$R[rA] \leftarrow valM$	
PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

# **Executing Conditional Moves**



#### Fetch

Read 2 bytes

#### Decode

Read operand registers

#### Execute

 If !cnd, then set destination register to 0xF

### Memory

Do nothing

#### Write back

Update register (or not)

### PC Update

Increment PC by 2

# Stage Computation: Cond. Move

	cmovXX rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$	
	$rA:rB \leftarrow M_1[PC+1]$	
	valP ← PC+2	
Decode	$valA \leftarrow R[rA]$	
	valB ← 0	
Execute	valE ← valB + valA	
	If ! Cond(CC,ifun) rB $\leftarrow$ 0xF	
Memory		
Write	$R[rB] \leftarrow valE$	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC Read operand A

Pass valA through ALU (Disable register update)

Write back result

Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
  - If condition codes & move condition indicate no move

# Executing Jumps



### Fetch

- Read 9 bytes
- Increment PC by 9

#### Decode

Do nothing

#### Execute

 Determine whether to take branch based on jump condition and condition codes

### Memory

Do nothing

### Write back

Do nothing

### PC Update

 Set PC to Dest if branch taken or to incremented PC if not branch

# Stage Computation: Jumps

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$	
	$valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$	
	Vair ← FC+3	
Decode		
Execute	Cnd ← Cond(CC,ifun)	
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	

Read instruction byte


Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Take branch?

Update PC

# Executing call



### Fetch

- Read 9 bytes
- Increment PC by 9

### Decode

Read stack pointer

### Execute

Decrement stack pointer by 8

### Memory

 Write incremented PC to new value of stack pointer

### Write back

Update stack pointer

### PC Update

Set PC to Dest

# Stage Computation: call

	call <b>Dest</b>	
	icode:ifun $\leftarrow M_1[PC]$	
Fetch		
	$valC \leftarrow M_8[PC+1]$	
	valP ← PC+9	
Decode		
Decode	valB ← R[%rsp]	
Execute	valE ← valB + −8	
Memory	$M_8[valE] \leftarrow valP$	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valC	

Read instruction byte

Read destination address Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

# Executing ret



### Fetch

Read 1 byte

#### Decode

Read stack pointer

### Execute

Increment stack pointer by 8

### Memory

 Read return address from old stack pointer

### Write back

Update stack pointer

### PC Update

Set PC to return address

# Stage Computation: ret

	ret	
Fetch	icode:ifun ← M₁[PC]	
Decode	valA ← R[%rsp] valB ← R[%rsp]	
Execute	valE ← valB + 8	
Memory	$valM \leftarrow M_8[valA]$	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valM	

Read instruction byte

Read operand stack pointer
Read operand stack pointer
Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

# SEQ Hardware

## Key

• Blue boxes: predesigned hardware blocks

o E.g., memories, ALU


• Gray boxes: control logic

• White ovals: labels for signals


• Thick lines: 64-bit word values

• Thin lines: 4-8 bit values

• Dotted lines: 1-bit values



# Fetch Logic




#### **Predefined Blocks**

- PC: Register containing PC
- Instruction memory: Read 10 bytes (PC to PC+9)
  - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

26

# Fetch Logic



### **Control Logic**

- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

# Decode Logic

### Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

# **Control Logic**

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

# Signals

- Cnd: Indicate whether or not to perform conditional move
  - Computed in Execute stage




# Execute Logic

#### Units

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- cond
  - Computes conditional jump/move flag

### **Control Logic**

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?




# Memory Logic

### Memory

Reads or writes memory word

### **Control Logic**


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



# PC Update Logic


### New PC

Select next value of PC



# PC Update

	OPq rA, rB	
PC update	PC ← valP	Update PC
	rmmovq rA, D(rB)	
PC update	PC ← valP	Update PC
	popq <b>rA</b>	
PC update	PC ← valP	Update PC
	jXX Dest	
PC update	PC ← Cnd ? valC : valP	Update PC
	call <b>Dest</b>	
PC update	PC ← valC	Set PC to destination
	ret	
PC update	PC ← valM	Set PC to return address




### State


- PC register
- Cond. Code register
- Data memory
- Register file

All updated as clock rises


### **Combinational Logic**


- ALU
- Control logic
- Memory reads
  - Instruction memory
  - Register file
  - Data memory







- state set according to second irmovq instruction
- combinational logic starting to react to state changes







- state set according to second irmovq instruction
- combinational logic generates results for addq instruction





- state set according to addq instruction
- combinational logic starting to react to state changes





- state set according to addq instruction
- combinational logic generates results for je instruction

# SEQ Summary

### **Implementation**

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

#### Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

Thank You!