



BLOCK DIAGRAM



ASUS		Project Name	Rev
X415MA			0.9
Title : Block Diagram			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: Mike
0			
Date: Thursday, September 10, 2020		Sheet	1 of 99

AC-IN Mode


X415MA Power On Sequence Diagram Rev.0.1




ASUS		Project Name	Rev
X415MA			0.1
Title : POWER SEQUENCE			
Size	Dept.	Engineer	
4	ASUSTAY COMPUTERS INC.	Mika	
Date	Thursday, September 10, 2020	Time	4 of 10



DDR4







Memory Channel A




Memory Channel B







[illegible]

ASUS		Project Name	X415MA	Page	0.0
Title : Block Diagram					
Rev	Dept.	ASUSTek COMPUTER INC.		Engineer:	Mike
01	Thursdays September 10, 2020		Sheet	0	of 00





ASUS	
A412MA	
Model:	ASUS A412MA
Rev:	1.0
Eng:	Wen
Rev:	1.0







Table 2-28. Hardware Straps (Sheet 3 of 3)

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_175	AVS_M_DATA_2	eSPI vs. LPC	20K PD	1=eSPI mode; 0=LPC mode (default) Note: The default for AG will be eSPI due to a bug on LPC
GPIO_177	SMB_CLK	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_191	CNV_BRI_DT	eSPI Flash Sharing Mode	20K PD	eSPI Flash Sharing Mode: 1=slave attached flash sharing (SAFS); 0=master attached flash sharing (MAFS); (default) Note: if eSPI mode is disabled (eSPI/LPC hard strap (GPIO_175) is set to select LPC) then the eSPI slave attached flash sharing strap must also be set to 0.
GPIO_192	CNV_BRI_RSP	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_193	CNV_RGL_DT	RSVD	20K PU	Ensure that this strap is pulled HIGH when RSM_RST_N deasserts for normal platform operation.
GPIO_194	CNV_RGL_RSP	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_195	CNV_RF_RESET_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_196	XTAL_CLKREQ	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.

Table 2-28. Hardware Straps (Sheet 1 of 3)



GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_27	GPIO_27	Allow eMMC as a boot source	20K PU	1=enable (default); 0=disable; If platform is using SPI as the boot device, then provide a pull-down for this strap to disable eMMC.
GPIO_28	GPIO_28	Allow SPI as a boot source	20K PU	1=enable (default); 0=disable; Note: If platform is using eMMC as boot device, then provide a pull-down for this strap to disable SPI.
GPIO_42	HDSLA_TE	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override Note: This strap enables the platform to override security features in the SPI.
GPIO_43	HDSLC_TE	RSVD	20K PU	Ensure that this strap is pulled HIGH when RSM_RST_N deasserts for normal platform operation.
GPIO_44	USBD_OCD_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_45	USBD_OCI_N	Top swap override	20K PD	1 = Enable 0 = Disable (default) Note: Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_61	SIO_UART0_TXD	Enable TXE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) Note: This strap tells TXE 3.0 to bypass Read-Only Memory (ROM) that it has on SoC. If an issue occurs with the boot up code of TXE 3.0 before the first patch point this strap enabled the platform tell TXE 3.0 to bypass the ROM causing the issue and go to the patch space instead.
GPIO_62	SIO_UART0_RTS_N	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.

Table 2-28. Hardware Straps (Sheet 2 of 3)

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_65	SIO_UART2_TXD	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) Note: 1. Download and Execute 2. This strap is a recovery strap for corrupted FW image. This strap will force TXE 3.0 to execute a "Download and Execute" (DNX) flow, where it would download a new firmware image from a recovery host, over USB, and overwrite the image in the storage media TXE can do it for BIOS part of FW, but if the FW itself is corrupted we need this strap.
GPIO_66	SIO_UART2_RTS_N	LPC boot BIOS strap	20K PD	1=boot from LPC; 0=do not boot from LPC (default) Note: The board should strap this low and do not use override
GPIO_79	SIO_SPI0_CLK	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_80	SIO_SPI0_F50	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_81	SIO_SPI0_F51	RSVD	20K PD	Ensure that this strap is pulled HIGH when RSM_RST_N deasserts for normal platform operation.
GPIO_83	SIO_SPI0_TXD	LPC 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_84	SIO_SPI2_CLK	Allow SPI as a boot source	20K PU	1=enable 0=disable (default)
GPIO_85	SIO_SPI2_F50	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_86	SIO_SPI2_F51	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_87	SIO_SPI2_F52	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_89	SIO_SPI2_TXD	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_159	AVS_I2SDI0	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_163	AVS_I2SDI1_S0	SHiBus 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_164	AVS_I2SDI1	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N deasserts for normal platform operation.
GPIO_168	AVS_HDA_S0I	PHU (Power Management Unit) 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_172	AVS_M_CLK_B1	SHiBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) Note: Platforms should strap this LOW. Functionality is handled by the PMC.
GPIO_174	AVS_M_CLK_A02	VDD2 1.24V vs. 1.20V select	20K PD	1=VDD2 is 1.24V 0=VDD2 is 1.20V (default)

ASUS		Model Name	X415MA
Title		CPU, Display&Camera	
Dept.	ASUS COMPUTER INC	Engineer	Blaw
Date		2023-09-20	


SO DIMM DDR4





Place close to SO-DIMM

WRITE ADDRESS: 0XA4


All Vref trace must be 15 mils width




ASUS	Title :	MEM_S0DIMM
ASUS Corporation Inc.	Engineer :	Mike
Product :		X415MA
Location :		
Revision :		0.0



5,21 DDR1_RESET_N




LPC DEBUG PORT












Close to CPU




Q Mode料號:
05006-00013500
05006-00014600




Internal Keyboard




Caplock LED




Fn LED




RD backlight




Main Board





FingerPrint




level shift



TouchPad




PIN NO.	PIN DEFINE
1	VDD_3.3V
2	NC
3	TP
4	D+
5	D-
6	TP_CLK
7	TP_DATA
8	TP_RST




PIN NO.	PIN DEFINE	PIN NO.	PIN DEFINE
1	VDD_3.3V_TP	1	VDD_3.3V_FP
2	GND	2	FP_RSTN
3	PS2_CLK	3	FP_MOSI
4	PS2_DATA	4	FP_INTN
5	GND	5	FP_MISO
6	SDA	6	FP_CSN
7	SCL	7	FP_SCK
8	INT	8	GND

Title : KB & TP	
Engineer :	MSA
Checker :	MSA
Approval :	MSA

Thermal Policy







R1.3. Item 12.
Add 4 pole headset jack normal
open type for project demand.

R1.4. Item 13.
Recommend the HP damping resistance 56 ohm for CB certification.
Depend on your project, you can change the resistance value to meet CB certification
(under 150mV), best choice is between 140mV-150mV section.

R0.93. Item 3.
Realtek suggest PCB trace width of RING2 & SLEEVE at least 40 mils

Global Headset
Normal Open
Supported iPhone/Nokia headset, headphone




Apple iPhone/HTC/小米 的 Phone Jack 定義：

Apple	iPad (Stereo)	iPod (Stereo)	iPhone (Mic)	iPod (AV)
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	Right channel	Right channel	Right channel	Right channel
3. Ring2	-	-	Ground	Ground
4. Sleeve	Ground	Ground	Mic	Video

Nokia Type 的 Phone Jack 定義:

Standard	Mono	Stereo	Stereo + Mic	Audio + Video
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	-	Right channel	Right channel	Video
3. Ring2	-	-	Mic	Ground
4. Sleeve	Ground	Ground	Ground	Right channel




20180307 Brian
Add D3701/D3702 for EMI MIC burn issue

www.RepairLap.com

MUTE CONTROL


20151216
HDA_RST# 800KHz 由PCN 發出 (主要控制訊號)
OP_20 由 800KHz (For project)



20171020
Change R3833 to D3802 for De-pop.

Trace width for
H SPKL+ O/H SPKL- O/H SPKR+ O/H SPKR- OSpeaker
Speaker : 4 ohm : 40mil ; 8 ohm : 20mil

20180828 Jacky Change C3802,C3803,C3805,C3806 to 1000pF and mount them



20180828
Change C3802 footprint from wtab_4p_49_2hld_ra_ac to
nbs_wtab_4p_007c .




20170505 不需3W Speaker 改成 short lane











MB

ASUS		Project Name	Rev
X415MA			R09
Title : Speaker			
Size	Dept.:	Engineer:	
Custom	NB2RD1EE3	Mike	
Date: Thursday, September 10, 2020	Sheet	36	of 99

MB to IO








USB3.0 port0




EM PASS 09022-00110000
 NPI co-ty
 19G31020000004030 RES A 0
 OHM(0402)JUMP 2R4P/YAGEO

09022-00110000 PCB footprint option:
 EMF mounted -> nba_fiber_6p_001c
 RN mounted -> 19G3102000004030




USB3.0 port0 & USB2.0 port2





USB2.0 port2



USB3.0 port 0 Power SW for Power Protect



ESD




www.RepairLap.com


ASUS		Project Name	Rev
X415MA			
Title : USB Conn			
Size	Dept.	Engineer	Rev
100mm	100mm	100mm	100mm
Date: 10/01/2021			

Main Board


CPU Thermal Sensor




DC FAN Control



EE 腳走



SSD CONN.



36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express[®] Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports.



Note: When SATA and PCIe* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

Table 36-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values




Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³



WLAN PWR_+3V_NGFF_WLAN (Non-ISCT)

Support ASUS Open Cloud Computing (AOCC) (AOCC)





Change R5312 10K-75K 並上件







USB3.0 ESD-Protection




USB2.0 ESD-Protection




PCB Thickness & Layer	DRIVER Model	ATOS V/N
0.8mm_Layer	000000000000	temp_v_001420
1.0mm_Layer	000000000000	temp_v_001440
1.0mm_Layer	000000000000	temp_v_001430
1.2mm_Layer	000000000000	temp_v_001430
1.0mm_Layer	000000000000	temp_v_001430
1.2mm_Layer	000000000000	temp_v_001430


Time	Time: USB_TYPE_C
Component	Component: X155MA
Value	Value: 100k
Unit	Unit: k



Main Board



<Variant Name>		Project Name	Rev
ASUS		X415MA	0.9
Title : DSG_Discharge			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: Mike
B	Date: Thursday, September 10, 2020	Sheet	57 of 99




1.2V_PWRGD
C5801
1000PF/50V
/EMI
Close to PU8601


2.5V_PWRGD
C5804
1000PF/50V
/EMI
Close to PU8602

ALL_SYSTEM_PWRGD
C5802
100PF/50V
@EMI


<Variant Name>		Project Name	Rev
ASUS		X415MA	0.9
Title : PWR_Protect			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: Mike
Custom			
Date: Thursday, September 10, 2020	Sheet	58	of 99



Battery Connector




<Variant Name>		Project Name	Rev
ASUS		X415MA	R1.0
Title : DC & BAT Connector			
Size	Dept.: ASUS	Engineer: James	
Custom			
Date: Thursday, September 10, 2020	Sheet	60	of 102




s530 FFC PIN DEFINE

FFC	PIN DEFINE	SATA CONN
	GND	P11
	GND	P10
1	5V	P9
2	5V	P8
3	5V	P7
	GND	P6
	GND	P5
	GND	P4
4	GND	S7
5	RXP(B+)	S6
6	RXN(B-)	S5
7	GND	S4
8	TXN(A-)	S3
9	TXP(A+)	S2
10	GND	S1

设计:





Reserve for EMI
170426 Shaun
Change to 07G028076030 ESD
170427 Shaun
4-5 6-7 swap
170428 Shaun




Adaptor	33W	45W	65W	90W
P _{sys} P _{max}	100W	150W	150W	200W
CHG P _{90W} Gain	2uA/W	1uA/W	1uA/W	1uA/W
R _{sys}	10kohm	13.3kohm	13.3kohm	10kohm

Gemini LAKE IMVP8 Power (2)[For CPU]




		Project Name		Item	
		X415MA		R	
Title : PW_Gemini Lake IMPV8_(2)					
Size	Dept.:	NG Power Team	Engineer:	James	
Custom:	Drawing: D:\Drawing\Drawing\X415MA_201905		Sheet:	04	of 102

+1.05VS [For PCH]




+1.24VSUS [For PCH]




<Core Design>

		Project Name X415MA	Rev 00
Title : FW_v1.05VSv1.24VSUS			
Size A2	Dept.: MS Power Team		Engineer: James
Date: Thursday, September 10, 2020		Sheet 83 of 102	


www.RepairLap.com




+1.2V / +VTT [For Memory]







+2.5V







		Project Name	
		X415MA	
Title : FW_v1.20+VTT+Q.BW			
Size	Dept.	Engineer:	
All	MS Power Team	James	



Load Switch



BOM		Project Name: ASUS X415MA		Doc No: 8
Title : PW_LOAD_SWITCH				
Size: A2	Dept.: MS Power Team	Engineer: Hector		
Date: Thursday, September 15, 2022	Sheet: 88	of 100		



Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
888A03	0000	8.7k	6.7k	6.8k	4.7k	3.6k	2.7k	2k

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert

