

# **EME Digital Verification Intensive Camp**

# **Verilog Lab 3**

32-bit Single Cycle RISC-V

9<sup>th</sup> Sep 2023

# Yaseen Salah Mohamed Abdelhameed

**New Capital Group** 


Submitted to

Dr. Dina Tantawy Eng. Sara Sameh

## Introduction

RISC-V is an open-source instruction set architecture (ISA) known for its simplicity, modularity, and flexibility. It has gained popularity in the digital design community, particularly for the implementation of 32-bit single-cycle RISC-V processors. These processors follow a streamlined execution model, where each instruction is completed within a single clock cycle.

In the digital design of a 32-bit single-cycle RISC-V processor, key components include Control Unit that decodes the instruction received from the instruction memory, and the Datapath including its ALU (Arithmetic Logic Unit), Register File, Adders, and Multiplexers. Both Instruction and Data Memories are separated from the RISC-V core. The ALU performs arithmetic and logical operations, and the control unit manages instruction and data flow within the processor. The register file stores operands and results during execution.



Complete single-cycle processor

The Instruction Set Architecture (ISA) of RISC-V processor supports many instructions with different types and cases, but it is not essential to support all these instructions in our implementation as long as our application and needs don't require this.

# **Design Requirements**

In this project, we wish to design 32-bit single cycle RISC-V processor that supports these instructions:

R-Type: add, sub, and, or

I-Type: addi, andi, ori, lw, jalr

B-Type: beq, bne

**J-Type:** jal


S-Type: sw

But we can notice that the architecture in the previous figure doesn't support jal, jalr, and bne. So, we have to modify the architecture to support these instructions.

## **Architecture Modifications**

## 1. Adding jal


Storing the value of the PC+4 in the register through the Result Mux.



Enhanced datapath for jal

#### 2. Adding jalr


Getting the PCNext as an ALUResult from adding the destination address stored in the register to an immediate offset through expanding the PC Mux.



enhanced datapath for jalr

#### 3. Adding bne


Modifying the Branch/Jump PCSrc logic inside the Control Unit by adding a conditional mux that checks for the lsb of funct3 to differ between beq and bne instructions. In the case of beq, Branch signal will be ANDed with Zero flag as before, while in the case of bne, Branch signal will be ANDed with the Inverse of Zero flag.



# **Design Block Diagram**

After the previous architecture enhancements and considering the external memories, we can define our system with the following hierarchy:

- The testbench environment contains the RISC-V core as DUT and connects it with the external instruction and data memories.
- The RISC-V core contains the RISC\_V Controller and the RISC-V Datapath.
  - The RISC-V Controller contains the Main Decoder and the ALU Decoder with PCSrc logic.
  - The RISC-V Datapath contains the Register File, ALU, Sign-Extend Unit, Adders, and Muxs.



RISC-V System Block Diagram

# **Design Verilog Codes**

#### 0. RISC-V Top

```
module riscv_top (
                                      i CLK
      input
                wire
                wire
                                      i_Reset
      input
                wire
                          [31:0]
                                      i_Instr
                wire
                          [31:0]
                                      i ReadData
                          [31:0]
      output
                wire
                                      o PC
                                      o_ALUResult
      output
                wire
                          [31:0]
      output
                wire
                                      o MemWrite
                          [31:0]
                                      o_WriteData
      output
                wire
      );
wire
              Zero
      [1:0]
wire
              PCSrc
      [1:0]
              ResultSrc
wire
wire
      [2:0]
              ALUControl;
              ALUSrc
wire
wire
      [1:0]
              ImmSrc
wire
              RegWrite
riscv_controller controller (
                     (i_Instr[6:0])
      .i_op
      .i funct3
                     (i_Instr[14:12]),
      .i_funct7
                     (i Instr[30])
      .i_Zero
                     (Zero)
      .o_PCSrc
                     (PCSrc)
      .o_ResultSrc
                     (ResultSrc)
      .o MemWrite
                     (o_MemWrite)
      .o ALUControl (ALUControl)
                     (ALUSrc)
      .o_ALUSrc
      .o ImmSrc
                     (ImmSrc)
      .o_RegWrite
                     (RegWrite)
      );
riscv datapath datapath (
      .i CLK
                     (i CLK)
      .i_Reset
                     (i_Reset)
      .i_Instr
                     (i_Instr)
      .i_PCSrc
                     (PCSrc)
      .i ResultSrc
                     (ResultSrc)
      .i ALUControl (ALUControl)
      .i_ALUSrc
                     (ALUSrc)
      .i ImmSrc
                     (ImmSrc)
      .i_RegWrite
                     (RegWrite)
                     (i_ReadData)
      .i_ReadData
      .o Zero
                     (Zero)
                     (o PC)
      .o PC
                     (o_ALUResult),
      .o_ALUResult
      .o_WriteData
                     (o_WriteData)
      );
```

#### 1. RISC-V Controller

```
module riscv_controller (
                         [6:0] i_op
               wire
      input
               wire
                         [2:0] i_funct3
               wire
                               i_funct7
               wire
                               i Zero
      output
               wire
                         [1:0] o PCSrc
      output
               wire
                         [1:0] o_ResultSrc
                               o_MemWrite
      output
               wire
      output
               wire
                         [2:0] o_ALUControl ,
               wire
                               o ALUSrc
      output
      output
               wire
                         [1:0] o_ImmSrc
                               o RegWrite
               wire
      );
wire
                   Branch
wire
                   BeqBne
wire
                   Jump
wire
                   ImmJump ;
wire
      [1:0]
                   ALU0p
main decoder cu1 main decoder (
                   (i op)
      .i op
                    (Branch)
      .o_Branch
      .o_Jump
                    (Jump)
                    (ImmJump)
      .o_ImmJump
      .o_ResultSrc (o_ResultSrc)
      .o MemWrite
                   (o MemWrite)
      .o_ALUSrc
                    (o ALUSrc)
      .o_ImmSrc
                    (o_ImmSrc)
      .o_RegWrite
                   (o_RegWrite)
      .o_ALUOp
                    (ALUOp)
      );
alu decoder cu2 alu decoder (
      .i_ALUOp
                     (ALUOp)
      .i_op
                     (i_op[5])
      .i funct3
                     (i funct3)
                     (i funct7)
      .i funct7
      .o_ALUControl (o_ALUControl)
      );
//bne instruction enhancement
assign BeqBne = (!i funct3[0])?
      ( i_Zero & Branch) : //funct3(beq)=000
      (~i_Zero & Branch); //funct3(bne)=001
assign o_PCSrc = {ImmJump , (BeqBne | Jump)} ;
```

#### 1.1. Main Decoder

```
module main decoder (
              wire
                        [6:0] i_op
     output
              reg
                             o_Branch
     output
              reg
                             o_Jump
                                         , //jalr instruction enhancement
     output
              reg
                             o ImmJump
                        [1:0] o_ResultSrc , //Values are defined in Figure 7.17
     output
              reg
     output
                             o_MemWrite
              reg
                             o_ALUSrc
     output
              reg
                                         , //Values are defined in Table 7.5
     output
                        [1:0] o_ImmSrc
             reg
                             o RegWrite
     output
              reg
                                           //Values are defined in Table 7.3
     output reg
                        [1:0] o ALUOp
      );
always @(*)
     begin
           case (i_op)
           //-- R-instructions
           7'b0110011: //add, sub, and, or
                  begin
                       o Branch
                                   = 1'b0
                                   = 1'b0
                        o Jump
                                   = 1'b0
                       o_ImmJump
                       o_ResultSrc = 2'b00 ;
                       o_MemWrite = 1'b0
                                   = 1'b0
                       o_ALUSrc
                                   = 2'b00;
                       o_ImmSrc
                       o RegWrite = 1'b1 ;
                                   = 2'b10;
                       o ALUOp
                 end
           //-- I-instructions
           7'b0010011: //addi,andi,ori
                 begin
                                   = 1'b0
                       o_Branch
                       o_Jump
                                   = 1'b0
                       o ImmJump
                                   = 1'b0
                       o ResultSrc = 2'b00 ;
                       o_MemWrite = 1'b0
                       o ALUSrc
                                   = 1'b1
                       o_ImmSrc
                                   = 2'b00;
                       o_RegWrite = 1'b1
                                   = 2'b10;
                       o ALUOp
                 end
           7'b0000011: //lw
                 begin
                                   = 1'b0
                        o_Branch
                        o_Jump
                                   = 1'b0
                                   = 1'b0
                       o_ImmJump
                       o ResultSrc = 2'b01;
                       o_MemWrite = 1'b0
                                   = 1'b1
                       o_ALUSrc
                                   = 2'b00;
                       o_ImmSrc
                       o RegWrite = 1'b1 ;
                        o ALUOp
                                   = 2'b00 ;
```

```
7'b1100111: //jalr
     begin
                       = 1'b0
           o_Branch
                       = 1'b0
           o_Jump
           o_ImmJump
           o ResultSrc = 2'b10;
           o_MemWrite = 1'b0
           o_Mem.
o_ALUSrc
~Src
                       = 1'b1
                       = 2'b00;
           o_RegWrite = 1'b1
           o ALUOp
                       = 2'b10;
     end
//-- B-instructions
7'b1100011: //beq,bne
     begin
           o_Branch
                       = 1'b1
           o_Jump
                       = 1'b0
           o_ImmJump
                       = 1'b0
           o ResultSrc = 2'b00;
           o_MemWrite = 1'b0
           o_ALUSrc
                       = 1'b0
           o_ImmSrc = 2'b10;
           o_RegWrite = 1'b0 ;
                       = 2'b01;
           o ALUOp
     end
//-- J-instructions
7'b1101111: //jal
     begin
           o Branch
                       = 1'b0
           o_Jump
                       = 1'b1
                       = 1'b0
           o_ImmJump
           o_ResultSrc = 2'b10;
           o_MemWrite = 1'b0
                       = 1'b0
           o ALUSrc
                       = 2'b11;
           o_ImmSrc
           o_RegWrite = 1'b1 ;
                       = 2'b00;
           o_ALUOp
//-- S-instructions
7'b0100011: //sw
     begin
           o_Branch
                       = 1'b0
                       = 1'b0
           o_Jump
                       = 1'b0
           o ImmJump
           o_ResultSrc = 2'b00 ;
           o_MemWrite = 1'b1
           o_ALUSrc
                       = 1'b1
                       = 2'b01;
           o_ImmSrc
           o RegWrite = 1'b0
           o_ALUOp
                       = 2'b00;
```

#### 1.2. ALU Decoder

```
module alu_decoder (
      input
               wire
                         [1:0] i_ALUOp
               wire
      input
                               i_op
               wire
                         [2:0] i_funct3
               wire
                               i_funct7
      input
      output
                        [2:0] o_ALUControl
               reg
      );
always @(*)
      begin
            case (i_ALUOp)
            2'b00:
                  begin
                        o_ALUControl = 3'b000; //lw,sw
                  end
            2'b01:
                  begin
                        o_ALUControl = 3'b001; //beq
                  end
            2'b10:
                  begin
                         case (i_funct3)
                        3'b000:
                               begin
                                     if (\{i_op, i_funct7\} == 2'b11)
                                           begin
                                                 o_ALUControl = 3'b001; //sub
                                           end
                                     else
                                           begin
                                                 o_ALUControl = 3'b000; //add
                                           end
                               end
                        3'b010:
                               begin
                                     o_ALUControl = 3'b101; //slt
                               end
                        3'b110:
                               begin
                                     o_ALUControl = 3'b011; //or
                               end
                        3'b111:
                               begin
                                     o_ALUControl = 3'b010; //and
                        default:
                               begin
                                     o_ALUControl = 3'b000 ;
                               end
                         endcase
                  end
            default:
                  begin
                        o_ALUControl = 3'b000 ;
                  end
            endcase
      end
```

#### 2. RISC-V Datapath

```
module riscv_datapath (
               wire
                                     i_CLK
      input
               wire
                                     i_Reset
                         [31:0]
      input
               wire
                                     i_Instr
      input
               wire
                         [1:0]
                                     i PCSrc
                         [1:0]
                                     i ResultSrc
      input
               wire
               wire
                        [2:0]
                                     i_ALUControl ,
                                     i ALUSrc
      input
               wire
               wire
                        [1:0]
                                     i_ImmSrc
               wire
                                     i RegWrite
      input
               wire
                        [31:0]
                                     i ReadData
      output
              wire
                                     o_Zero
                                     o_PC
      output
              wire
                         [31:0]
                         [31:0]
                                     o_ALUResult
      output
              wire
               wire
                         [31:0]
      output
                                     o WriteData
      );
wire
      [31:0] RD1
wire
      [31:0] RD2
wire
      [31:0] ImmExt
wire
     [31:0] SrcB
      [31:0] ALUResult;
wire
      [31:0] Result
wire
wire
      [31:0] PCPlus4
      [31:0] PCTarget
wire
      [31:0] PCNext
wire
wire [31:0] PC
regfile du1_regfile (
      .i CLK
                    (i CLK)
      .i_Reset
                    (i Reset)
      .i A1
                   (i_Instr[19:15])
                   (i_Instr[24:20]),
      .i_A2
      .i_A3
                   (i_Instr[11:7])
      .i_WE3
                   (i_RegWrite)
                                     , //from Result Mux
      .i WD3
                   (Result)
      .o_RD1
                    (RD1)
                    (RD2)
      .o_RD2
      );
extend du2 extend (
                (i Instr[31:7]) ,
      .i_ImmSrc (i_ImmSrc)
      .o_ImmExt (ImmExt)
      );
mux2 du3 mux (
      .i_DataInA (RD2)
      .i_DataInB (ImmExt)
      .i_Select (i_ALUSrc) ,
      .o_DataOut (SrcB)
      );
```

```
alu du4 alu (
      .i_SrcA
                   (RD1)
      .i_SrcB
                   (SrcB)
      .i_ALUControl (i_ALUControl) ,
      .o_Zero
                   (o_Zero)
      .o_ALUResult (ALUResult)
      );
mux3 du5_mux (
     .i_DataInA (ALUResult)
     .i_DataInB (i_ReadData)
      .i_DataInC (PCPlus4)
      .i_Select (i_ResultSrc) ,
      .o_DataOut (Result)
      );
adder du6_adder (
      .i_SrcA
                    (PC)
      .i_SrcB
                    (32'd4)
      .o_AdderResult (PCPlus4)
      );
adder du7 adder (
      .i_SrcA
                    (PC)
      .i_SrcB
                    (ImmExt)
      .o AdderResult (PCTarget)
      );
mux3 du8_mux (
     .i_DataInA (PCPlus4)
     .i_DataInB (PCTarget)
     .i_DataInC (ALUResult) ,
      .i Select (i_PCSrc) ,
      .o_DataOut (PCNext)
      );
dff du9_dff (
              (PCNext) ,
      .i D
      .i_CLK
              (i_CLK)
      .i_Reset (i_Reset) ,
              (PC)
      .o_Q
      );
assign o_ALUResult = ALUResult ;
assign o PC = PC
assign o_WriteData = RD2
endmodule
```

#### 2.1. Register File

```
module regfile (
      input
               wire
                                    i_CLK
                                    i_Reset ,
      input
               wire
      input
              wire
                        [4:0]
                                    i_A1
             wire
                                    i A2
      input
                        [4:0]
             wire
                        [4:0]
                                    i_A3
      input
              wire
                                    i_WE3
             wire
                        [31:0]
                                    i_WD3
      input
      output wire
                        [31:0]
                                    o_RD1
      output wire
                        [31:0]
                                    o RD2
      );
reg [31:0] register [31:0];
integer i ;
always @(posedge i_CLK or posedge i_Reset)
      begin
            if (i_Reset)
                  begin
                        for (i=0; i<32; i=i+1)
                              begin
                                    register[i] <= 32'b0 ;</pre>
                              end
                  end
            else if (i_WE3)
                  begin
                        register[i_A3] <= i_WD3 ;</pre>
                  end
      end
assign o_RD1 = (i_A1 != 5'b0)? register[i_A1] : 32'b0;
assign o_RD2 = (i_A2 != 5'b0)? register[i_A2] : 32'b0;
endmodule
```

#### 2.2. Sign-Extend Unit

```
module extend (
               wire
                        [31:7]
                                    i_{\perp}Imm
                        [1:0] i_ImmSrc ,
      input
               wire
                        [31:0] o_ImmExt
      output
               reg
      );
always @(*)
      begin
            case (i_ImmSrc)
            2'b00: //-- I-instructions
                  begin
                        o_ImmExt = { {20{i_Imm[31]}} , i_Imm[31:20] };
            2'b01: //-- S-instructions
                  begin
                        o_ImmExt = { {20{i_Imm[31]}} , i_Imm[31:25] , i_Imm[11:7] };
            2'b10: //-- B-instructions
                  begin
                        o_ImmExt = { {20{i_Imm[31]}} , i_Imm[7] , i_Imm[30:25] ,
i Imm[11:8] , 1'b0 };
                  end
            2'b11: //-- J-instructions
                  begin
                        o_ImmExt = { {12{i_Imm[31]}} , i_Imm[19:12] , i_Imm[20] ,
i_Imm[30:21] , 1'b0 } ;
                  end
            default:
                  begin
                        o_{mmExt} = 32'b0;
                  end
            endcase
      end
```

#### 2.3. D- Filpflop (32-bit Register)

```
module dff (
               wire
                      [31:0]
                               i_D
                                   i CLK
               wire
      input
      input
               wire
                                   i_Reset ,
                      [31:0]
      output
               reg
                              o_Q
      );
always @(posedge i_CLK or posedge i_Reset)
      begin
            if (i Reset)
                  begin
                        o_Q <= 32'b0;
                  end
            else
                  begin
                        o_Q <= i_D ;
                  end
      end
```

## 2.4. Multiplexer(2X1)

```
module mux2 (
            wire
                   [31:0] i_DataInA
            wire [31:0] i_DataInB
                           i_Select
           wire
                  [31:0] o_DataOut
   output
            reg
    );
always @(*)
   begin
        case (i_Select)
        1'b0:
            begin
                o_DataOut = i_DataInA ;
            end
       1'b1:
           begin
                o_DataOut = i_DataInB ;
       default:
                o_DataOut = 32'b0 ;
        endcase
   end
```

## 2.5. Multiplexer(3X1)

```
module mux3 (
            wire [31:0] i_DataInA
            wire [31:0] i_DataInB
            wire [31:0] i_DataInC
    input
            wire [1:0] i_Select
            reg [31:0] o_DataOut
   output
    );
always @(*)
   begin
       case (i_Select)
       2'b00:
            begin
                o_DataOut = i_DataInA ;
            end
        2'b01:
                o_DataOut = i_DataInB ;
            end
        2'b10:
            begin
                o_DataOut = i_DataInC ;
           end
       default:
                o_DataOut = 32'b0;
           end
        endcase
   end
```


#### 2.6. ALU

```
module alu (
                                            i_SrcA
      input
                wire
                                  [31:0]
      input
                wire
                                  [31:0]
                                            i SrcB
                wire
                                  [2:0]
                                            i_ALUControl ,
                                            o Zero
      output
                wire
                                            o ALUResult
      output
               wire
                                  [31:0]
      );
reg [31:0] ALUResult ;
always @(*)
      begin
             case (i_ALUControl)
            3'b000: //--ADD
                   begin
                         ALUResult = i_SrcA + i_SrcB ;
            3'b001: //--SUB
                   begin
                         ALUResult = i_SrcA - i_SrcB ;
                   end
            3'b101: //--SLT
                   begin
                         //for hardware optimization, instead of adding comparator logic
                         //result is 1 if A-B is negative (A less than B) and 0 if A-B is positive
                         //check Figure 5.18
                         ALUResult = i_SrcA - i_SrcB ;
                         ALUResult = { {31{1'b0}}}, ALUResult[31] };
                   end
            3'b011: //--OR
                   begin
                         ALUResult = i_SrcA | i_SrcB;
                   end
            3'b010: //--AND
                   begin
                         ALUResult = i_SrcA & i_SrcB;
                   end
            default:
                   begin
                         ALUResult = 32'b0;
                   end
            endcase
      end
assign o_ALUResult = ALUResult ;
assign o Zero = (ALUResult == 32'b0)? 1 : 0 ;
```


#### 2.7. Adder

```
module adder (
    input wire signed [31:0] i_SrcA ,
    input wire signed [31:0] i_SrcB ,
    output wire signed [31:0] o_AdderResult );
assign o_AdderResult = i_SrcA + i_SrcB ;
endmodule
```


# **Design Elaboration and Synthesis**



RISC-V Top view shows the two main parts, Controller and Datapath




Controller Top view shows its two modules, Main Decoder and ALU Decoder beside the PCSrc logic.




Datapath Top view shows its two modules, Register File, ALU, Sign-Extend Unit, Adders, and Multiplexers.

## **Implementation Comments**

- As we discussed in the ALU Verilog code, reusing the Subtractor unit in Set Less Than (SLT) operation is significantly optimize the resulted hardware.



 We can check that our intended Branch/Jump PCSrc logic in the final RISC-V Block Diagram after supporting bne instruction is successfully implemented in the Controller Unit.



## **Testbench Verilog Codes**

```
timescale 1ns / 1ps
module riscv_tb ();
reg
                  CLK_tb
reg
                  Reset_tb
wire [31:0]
                  Instr_tb
wire [31:0]
                  ReadData_tb
wire [31:0]
                  PC tb
wire [31:0]
                  ALUResult_tb ;
wire
                  MemWrite tb
wire [31:0]
                  WriteData_tb ;
parameter CLK_PERIOD = 1; // 1 GHz Clk
riscv_top RISCV_DUT (
      .i_CLK
                  (CLK_tb)
      .i_Reset
                  (Reset_tb)
      .i_Instr
                  (Instr_tb)
      .i_ReadData
                  (ReadData_tb)
      .o PC
                  (PC tb)
      .o_ALUResult (ALUResult_tb) ,
      .o_MemWrite (MemWrite_tb)
      .o_WriteData (WriteData_tb)
      );
instr_memory i_mem (
      .i_A (PC_tb[9:2]),
      .o_RD (Instr_tb)
      );
data_memory d_mem (
      .i_CLK (CLK_tb)
      .i_Reset (Reset_tb)
              (ALUResult_tb[9:2])
      .i_WE
              (MemWrite_tb)
      .i_WD
              (WriteData_tb)
      .o RD
              (ReadData tb)
      );
 include "clk_gen.v"
 include "reset_pattern.v"
 include "monitor.v"
 include "scoreboard.v"
initial
     begin
       reset_pattern();
       wait (PC_tb == 32'h48)
           begin
                 $display("%0d is stored successfully in data memory[96]" ,
                              RISCV_DUT.datapath.du1_regfile.register[7]);
                 $display("%0d is stored successfully in data memory[92]"
                              RISCV_DUT.datapath.du1_regfile.register[2]);
                 $stop ;
           end
     end
```

#### **NOTE**

We made a modular (layered) testbench that include different procedurals and tasks in different files.

```
`include "clk_gen.v"
  include "reset_pattern.v"
  include "monitor.v"
  include "scoreboard.v"
```

To finalize the system, we'll design a behavioral models of the Instruction Memory as 1KB ROM and the Data Memory as 1KB RAM, both are word-addressable (256 locations)

## **Instruction Memory**

```
module instr_memory (
     input
              wire
                      [7:0]
                                i_A
                                o RD
     output
              wire
                     [31:0]
     );
reg [31:0] mem [255:0]; //1KB word-addressable ROM
initial
     begin
           $readmemh("InstructionMem.txt", mem);
     end
assign o_RD = mem[i_A];
endmodule
```

#### **Data Memory**

```
module data memory (
     input wire
                                   i CLK
     input wire input wire input wire input wire
                                    i_Reset ,
                      [7:0]
                                   iΑ
                                   i WE
                        [31:0]
                                   i WD
     output wire [31:0]
                                   o RD
      );
reg [31:0] mem [255:0]; //1KB word-addressable RAM
integer i ;
always @(posedge i_CLK or posedge i Reset)
     begin
           if (i Reset)
                 begin
                       for (i=0; i<256; i=i+1)
                              begin
                                   mem[i] <= 32'b0;
                              end
                  end
           else if (i_WE)
                 begin
                       mem[i_A] \leftarrow i_WD;
                  end
     end
assign o_RD = mem[i_A];
endmodule
```


The first 19 locations in instruction memory are filled by the text file that includes our testcases of different instructions converted to the machine code in hexadecimal.

```
InstructionMem - Notepad
```

```
File Edit Format View Help
00500113
00C00193
FF718393
0023E233
0041F2B3
004282B3
02728863
00020463
00000293
005203B3
402383B3
0471AA23
06002103
005104B3
008001EF
00100113
00910133
0221A023
00210063
```

```
# Test the RISC-V processor:
    # add, sub, and, or, addi, lw, sw, beq, jal
    # If successful, it should write the value 4 to address 92
    # RISC-V Assembly
                                Description
                                                            Address
                                                                       Machine Code
                               # x2 = 5
            addi x2, x0, 5
                                                            0
    main:
                                                                       00500113
            addi x3, x0, 12
                                # x3 = 12
                                                           4
                                                                       00C00193
            addi x7, x3, -9
                                                                       FF718393
                                # x7 = (12 - 9) = 3
                                                           8
                                # x4 = (3 OR 5) = 7
                 x4, x7, x2
                                                           С
            or
                                                                       0023E233
                 x5, x3, x4
                                # x5 = (12 AND 7) = 4
            and
                                                            10
                                                                       0041F2B3
            add
                x5, x5, x4
                                # x5 = 4 + 7 = 11
                                                            14
                                                                       004282B3
            beg x5, x7, end
                                # shouldn't be taken
                                                            18
12
                                                                       02728863
            beq x4, x0, around # shouldn't be taken
                                                            1C
                                                                       00020463
            addi x5, x0, 0
                                # x5 = 0 + 0 = 0
                                                            20
                                                                       00000293
    around: add x7, x4, x5
                                # x7 = (7 + 0) = 7
                                                            24
                                                                       005203B3
            sub x7, x7, x2
                                # x7 = (7 - 5) = 2
                                                            28
                                                                       402383B3
                 x7, 84(x3)
                                # [96] = 2
                                                            2C
                                                                       0471AA23
                 x2, 96(x0)
                                # x2 = [96] = 2
                                                            30
                                                                       06002103
            add x9, x2, x5
                                # x9 = (2 + 0) = 2
                                                            34
                                                                       005104B3
                                # jump to end, x3 = 0x3C
            jal x3, end
                                                            38
                                                                       008001EF
            addi x2, x0, 1
                                # shouldn't execute
                                                            3C
                                                                       00100113
            add x2, x2, x9
                                # x2 = (2 + 2) = 4
                                                            40
                                                                       00910133
    end:
                                                            44
            sw x2, 0x20(x3)
                                 # [92] = 4
                                                                       0221A023
                                # infinite loop
                                                            48
    done:
            beq x2, x2, done
                                                                       00210063
```

## **Testbench Simulation Results**



**Comment:** ALUResult is matched.



**Comment:** Jal instruction affects the PC and jumps from 0x38 to 0x40, ignoring 0x3C.

#### Simulator TCL Console

```
PC=00000000 ADDI Instruction | expected x2=5, actual is 5
PC=00000004 ADDI Instruction | expected x3=12, actual is 12
PC=00000008 ADDI Instruction | expected x7=3, actual is 3
PC=0000000c OR Instruction | expected x4=7, actual is 7
PC=00000010 AND Instruction | expected x5=4, actual is 4
PC=00000014 ADD Instruction | expected x5=11, actual is 11
PC=00000018 BEQ Instruction
PC=0000001c BEO Instruction
PC=00000020 ADDI Instruction | expected x5=0, actual is 0
PC=00000024 ADD Instruction | expected x7=7, actual is 7
PC=00000028 SUB Instruction | expected x7=2, actual is 2
PC=0000002c SW Instruction | expected x7=2, actual is 2
PC=00000030 LW
              Instruction | expected x2=2, actual is 2
PC=00000034 ADD Instruction | expected x9=2, actual is 2
PC=00000038 JAL Instruction | expected x3=3c, actual is 3c
PC=00000040 ADD Instruction | expected x2=4, actual is 4
PC=00000044 SW Instruction | expected x2=4, actual is 4
PC=00000048 BEO Instruction
  is stored successfully in data memory[96]
```

4 is stored successfully in data memory[92]