



Unit 3 :-
~~~~~


### \* Gate level modeling :-




And




nand




OR



NOR



XOR



XNOR

and  $a_1$  ( $out, i_1, i_2$ ) ;

nand  $n_a$  ( $out, i_1, i_2$ ) ;


or  $a_2$  ( $out, i_1, i_2$ ) ;

nor  $n_a$  ( $out, i_1, i_2$ ) ;

xor  $x_{a1}$  ( $out, i_1, i_2$ ) ;

xnor  $x_2$  ( $out, i_1, i_2$ ) ;


not  $n_1$  ( $out, i_n$ ) ;



not  $n_1$  ( $out, i_n$ ) ;

autonumber


## 1. Half Adder :-



| a | b | Sum | Carry | 0 0 0 | 1 0 0 | 0 1 0 | 1 1 0 | 0 0 1 | 1 0 1 | 0 1 1 | 1 1 1 |
|---|---|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0   | 0     | 1     | 0     | 1     | 0     | 1     | 0     | 1     | 0     |
| 0 | 1 | 1   | 0     | 0     | 1     | 0     | 1     | 0     | 1     | 0     | 1     |
| 1 | 0 | 1   | 0     | 0     | 1     | 0     | 1     | 0     | 1     | 0     | 1     |
| 1 | 1 | 0   | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 1     | 1     |

$$\text{Sum} = a \oplus b$$

$$\text{Carry} = ab$$



Module half\_adder(a, b, carry, sum);


Output carry, sum;

Input a, b;

end

and  
endmodule

## 2. Full adder :-




| a | b | c | Sum | Carry |   |   |
|---|---|---|-----|-------|---|---|
| 0 | 0 | 0 | 0   | 0     | 0 | 0 |
| 0 | 0 | 1 | 1   | 0     | 0 | 0 |
| 0 | 1 | 0 | 1   | 0     | 1 | 0 |
| 0 | 1 | 1 | 0   | 1     | 0 | 0 |
| 1 | 0 | 0 | 1   | 0     | 1 | 1 |
| 1 | 0 | 1 | 0   | 1     |   |   |
| 1 | 1 | 0 | 0   | 1     |   |   |
| 1 | 1 | 1 | 1   | 1     |   |   |

$d(A)P = m_0 \oplus m_2$   
 $d(P) = m_0 \oplus m_2$


$$\text{Sum} = a \oplus b \oplus c = a + b + c$$

$$\text{Carry} = \cancel{(b \oplus c)} : bc \oplus ac \oplus ab = ab + bc + ac$$



module full-adder (a, b, c, sum, carry);  
 output sum, carry;  
 input a, b, c;  
 wire c1, c2, c3, c4;  
 x1 (c1, a, b);  
 x2 (sum, c1, c2);  
 and a1 (c2, a, b);  
 and a2 (c3, b, c);  
 and a3 (c4, a, c);  
 or a4 (carry, c2, c3, c4);  
 endmodule.

### 3. 2:1 mux



module - Mux

module mux\_21 (x, i0, i1, s0, y);

input s0, i1, i0;

wire i c1, c2;

not n1 (soban, s0);


and a1 (c1, soban, i0);

and a2 (c2, s0, i1);

or a3 (y, c1, c2);

endmodule.

$$Y = \bar{s}_0 i_0 + s_0 i_1$$



module MUX-21 ( $i_0, i_1, s_0, s_1, Y$ );

Output  $Y$ ;

Input  $i_0, i_1, s_0$ ;

wire  $s_0 \bar{i}_0, C_1, (2)$ ;

not  $\bar{i}_0 (s_0 \bar{i}_0, s_0)$ ;


and  $C_1 (C_1, s_0 \bar{i}_0, s_0)$ ;

and  $C_2 (C_2, i_1, s_0)$ ;

or  $C_3 (C_3, Y, C_1, (2))$ ;

endmodule

4. 4:1 mux



$S_1 \quad S_2 \quad Y$


0 0  $i_0$

0 1  $i_1$

1 0  $i_2$

1 1  $i_3$

$$Y = \bar{S}_1 \bar{S}_2 i_0 + \bar{S}_1 S_2 i_1 + S_1 \bar{S}_2 i_2 + S_1 S_2 i_3$$



module mux\_4( $y, s_1, s_2, i_0, i_1, i_2, i_3$ )

output  $y$

input  $i_0, i_1, i_2, i_3, s_1, s_2$

wire  $s_{1\text{bar}}, s_{2\text{bar}}, c_1, c_2, c_3, c_4$

not  $n_1 (s_{1\text{bar}}, s_0)$

not  $n_2 (s_{2\text{bar}}, s_2)$

and  $a_1 (c_1, s_{1\text{bar}}, s_{2\text{bar}}, i_0)$

and  $a_2 (c_2, s_{1\text{bar}}, s_2, i_1)$


and  $a_3 (c_3, s_1, s_{2\text{bar}}, i_2)$

and  $a_4 (c_4, s_1, s_2, i_3)$

or  $a_5 (y, c_1, c_2, c_3, c_4)$

endmodule

## 5. 8:1 MUX using gate level.



| Input             | Output |
|-------------------|--------|
| $S_2 \ S_1 \ S_0$ | $Y$    |
| 0 0 0             | $i_0$  |
| 0 0 1             | $i_1$  |
| 0 1 0             | $i_2$  |
| 0 1 1             | $i_3$  |
| 1 0 0             | $i_4$  |
| 1 0 1             | $i_5$  |
| 1 1 0             | $i_6$  |
| 1 1 1             | $i_7$  |

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 i_0 + \bar{S}_2 \bar{S}_1 S_0 i_1 + \bar{S}_2 S_1 \bar{S}_0 i_2 + \bar{S}_2 S_1 S_0 i_3 + \\ S_2 \bar{S}_1 \bar{S}_0 i_4 + S_2 \bar{S}_1 S_0 i_5 + S_2 S_1 \bar{S}_0 i_6 + S_2 S_1 S_0 i_7$$

module mux\_81 (y,  $i_0, i_1, i_2, i_3, i_4, i_5, i_6, i_7, s_0, s_1, s_2$ );

Output y;

Input  $i_0, i_1, i_2, i_3, i_4, i_5, i_6, i_7, s_0, s_1, s_2$ ;

wire  $S_2 b_{a1}, C_1, C_2, C_3, C_4, S_1 b_{a1}, S_0 b_{a1}$ ;

not  $n_1 (S_2 b_{a1}, S_2)$ ;

not  $n_2 (S_1 b_{a1}, S_1)$ ;

not  $n_3 (S_0 b_{a1}, S_0)$ ;

and  $a_1 (C_1, S_2 b_{a1}, S_1 b_{a1}, S_0 b_{a1}, i_0)$ ;

and  $a_2 (C_2, S_2 b_{a1}, S_1 b_{a1}, S_0, i_1)$ ;

and  $a_3 (C_3, S_2 b_{a1}, S_1, S_0 b_{a1}, i_2)$ ;

and  $a_4 (C_4, S_2 b_{a1}, S_1, S_0, i_3)$ ;

and  $q_5 (c_5, s_2, \text{Sibam}, \text{Sobam}, i_5)$ ;


and  $q_6 (c_6, s_2, \text{Sibam}, s_0, i_6)$ ;

and  $q_7 (c_7, s_2, s_1, \text{Sobam}, i_7)$ ;


and  $q_8 (c_8, s_2, s_1, s_0, i_8)$ ;

or  $q_9 (y, c_1, c_2, c_3, c_4, c_5, c_6, c_7, c_8)$ ;  
endmodule;

$s_2 \quad s_1 \quad s_0$



## 6. 2:4 decoder



I/P

| d1n1 | d1n2 |
|------|------|
| 0    | 0    |
| 0    | 1    |
| 1    | 0    |
| 1    | 1    |

O/P

| d0 | d1 | d2 | d3 |
|----|----|----|----|
| 1  | 0  | 0  | 0  |
| 0  | 1  | 0  | 0  |
| 0  | 0  | 1  | 0  |
| 0  | 0  | 0  | 1  |

$$d_0 = \overline{d_{1n1}} \overline{d_{1n2}}$$

$$d_1 = \overline{d_{1n1}} d_{1n2}$$


$$d_3 = d_{1n1} \overline{d_{1n2}}$$

$$d_2 = d_{1n1} d_{1n2}$$



|   |           |                                                                                            |
|---|-----------|--------------------------------------------------------------------------------------------|
| 6 | Module    | $\text{dec24}(\text{do}, \text{d}_1, \text{d}_2, \text{d}_3, \text{din}_1, \text{din}_2);$ |
|   | Output    | $\text{do}, \text{d}_1, \text{d}_2, \text{d}_3;$                                           |
|   | Input     | $\text{din}_1, \text{din}_2;$                                                              |
|   | Wire      | $w_1, w_2;$                                                                                |
|   | not       | $n_1(w_1, \text{din}_1);$                                                                  |
|   | not       | $n_2(w_2, \text{din}_2);$                                                                  |
|   | and       | $a_1(\text{do}, w_1, w_2);$                                                                |
|   | and       | $a_2(\text{d}_1, w_1, \text{din}_2);$                                                      |
|   | and       | $a_3(\text{d}_2, \text{din}_1, w_2);$                                                      |
|   | and       | $a_4(\text{d}_3, \text{din}_1, \text{din}_2);$                                             |
|   | endmodule |                                                                                            |

7. 3:8 decoder.



$$d_0 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_1 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_2 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_3 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_4 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$


$$d_5 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_6 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_7 = \overline{d_{n_1} d_{n_2} d_{n_3}}$$

$$d_{n_1} \overline{d_{n_2} d_{n_3}}$$

$$\text{Do}^{50} \rightarrow \text{Do}^{51} \rightarrow \text{Do}^{52}$$



module dec-38 (d0, d1, d2, d3, d4, d5, d6, d7, din1, din2, din3);  
 output d0, d1, d2, d3, d4, d5, d6, d7;  
 input din1, din2, din3;  
 wire w1, w2, w3;  
 not n1 (w1, din1);  
 not n2 (w2, din2);  
 not n3 (w3, din3);  
 and q1 (d0, w1, w2, w3);  
 and q2 (d1, w1, w2, din3);  
 and q3 (d2, w1, din2, w3);  
 and q4 (d3, w1, din2, din3);  
 and q5 (d4, din1, w2, w3);  
 and q6 (d5, din1, w2, din3);  
 and q7 (d6, din1, din2, w3);  
 and q8 (d7, din1, din2, din3);  
 endmodule

## # Vector code

module dec-38(d, s);  
 output [7:0] d;  
 input [2:0] s;  
 not n1 (w[0], s[0]);  
 not n2 (w[1], s[1]);  
 not n3 (w[2], s[2]);  
 and q1 (d[0], w[0], w[1], w[2]);  
 and q2 (d[1], w[0], w[1], s[2]);  
 and q3 (d[2], w[0], s[1], w[2]);  
 and q4 (d[3], w[0], s[1], s[2]);

and  $a_5 (d[4], s[0], w[1], w[2]);$


and  $a_6 (d[5], s[0], w[1], s[2]);$

and  $a_7 (d[6], s[0], s[1], w[2]);$

and  $a_8 (d[7], s[0], s[1], s[2]);$

endmodule

### 8. 1:2 demux [using Gatedeve]



Input

| S | D |
|---|---|
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

Output


| $Y_2$ | $Y_1$ |
|-------|-------|
| 0     | 0     |
| 0     | 1     |
| 0     | 1     |
| 1     | 0     |

## \* Structural level modelling

### 1. Full adder using halfadder


$$\text{Sum} = a \oplus b \oplus c_{in}$$

$$\text{Carry} = ab + bc_{in} + ac_{in}$$



$$\begin{aligned}\text{Carry} &= (a \oplus b) c_{in} + ab \\ &= ab + (\bar{a}b + a\bar{b}) c_{in} \\ &= b(c_{in} + c_{in}\bar{a}) + c_{in}a\bar{b}\end{aligned}$$

$$\begin{aligned}x + \bar{x}y &= x + y \\ &= b(c_{in} + c_{in}\bar{a}) + c_{in}a\bar{b} \\ &= ab + bc_{in} + c_{in}a\bar{b} \\ &= ab + c_{in}(b + a\bar{b}) \\ &= ab + c_{in}a + c_{in}b\end{aligned}$$



Module half-adder (sum, carry, a, b);

Output sum, carry;

Input a, b;

Assign sum = a ^ b;

assign carry = a & b;

endmodule

Module full-adder (sum, carry, a, b, cin);

Output sum, carry;

Input a, b, cin;


Wire s1, c1, c2;

half-adder hal(s1, c1, a, b);



half-adder ha2(sum, c2, s1, cin);

Out (carry, c1, c2);

endmodule



2. 4:1 mux using 2:1 mux




Module mux\_21( $i_0, i_1, s, o$ )

```
output out;
input s, i0, i1;
assign out = ((~s) & i0) | (s & i1);
endmodule
```

Module mux\_41( $i_0, i_1, i_2, i_3, s_0, s_1, y$ )

```
output y;
input s0, s1, i0, i1, i2, i3;
wire w1, w2;
mux_21 m1( $i_0, i_1, s_0, s_1$ );
mux_21 m2( $i_2, i_3, s_0, s_1$ );
mux_21 m3( $y, s_1, s_0, w2$ );
endmodule
```

3. 8:1 mux using 4:1 mux and 2:1 mux



$s_1 \quad s_0 \quad y$

0 0  $i_0$

0 1  $i_1$

1 0  $i_2$

1 1  $i_3$

$$y = \bar{s}_1 \bar{s}_0 i_0 + \bar{s}_1 s_0 i_1 + s_1 \bar{s}_0 i_2 +$$

$$s_1 s_0 i_3$$

module mux\_41(y, s1, s0, i0, i1, i2, i3);

output y;

input s1, s0, i0, i1, i2, i3;

assign y = (s1 & s0) & i0 | (s1 & ~s0) & i1 | (~s1 & s0) & i2 | (~s1 & ~s0) & i3;

endmodule

$s \quad out$

0  $i_0$

1  $i_1$

$$out = \bar{s} i_0 + s i_1$$

module mux\_21 (out, s, p0, p1);

output out;

input s, p0, p1;

assign out = (C(s & p0) | C(s & p1));

endmodule

$Y = p_0 \cdot s + p_1 \cdot s$

$Y = p_0 \cdot s + p_1 \cdot s$

$Y = p_0 \cdot s + p_1 \cdot s$

module mux\_81 (Y, S0, S1, S2, P0, P1, P2, P3, P4, P5, P6, P7);

output Y;

input S0, S1, S2, P0, P1, P2, P3, P4, P5, P6, P7;

wire (W1, W2, P02) | (W3, P04) = Y


MUX-41 M1 (W1, P0, P1, P2, P3, S1, S0);

MUX-41 M2 (W2, P4, P5, P6, P7, S1, S0);

MUX-21 M3 (Y, S2, W1, W2);

endmodule

#### 4. 8:1 mux using 2:1 mux



$s_0 \quad Y$

$0 \quad p_0$

$1 \quad p_1$

$$Y = \bar{s}_0 \cdot p_0 + s_0 \cdot p_1$$

Module mux-21 ( $Y, s_0, p_0, p_1$ ) ;

Output  $Y$  ;

Input  $s_0, p_0, p_1$  ;

assign  $Y = (\bar{s}_0 \cdot p_0) + (s_0 \cdot p_1)$  ;

endmodule

module

mux-81 ( $Y, s_0, s_1, s_2, p_0, p_1, p_2, p_3, p_4, p_5, p_6, p_7$ ) ;

output  $Y$  ;

input

$w_{p1}$  ;

mux-21

$m_1 (w_1, s_2, p_0, p_1)$  ;

mux-21

$m_2 (w_2, s_2, p_2, p_3)$  ;

mux-21

$m_3 (w_3, s_2, p_4, p_5)$  ;

mux-21

$m_4 (w_4, s_2, p_6, p_7)$  ;

mux-21

$m_5 (w_5, s_1, w_1, w_2)$  ;

mux-21



$m_6 (w_6, s_1, w_3, w_4)$  ;

mux-21

$m_7 (Y, s_0, w_5, w_6)$  ;

endmodule.

5. 1:2 demux using gate level



Module demux\_12 (Y<sub>0</sub>, Y<sub>1</sub>, S, I);

output Y<sub>0</sub>, Y<sub>1</sub>;

input S, I;

wire Sbar;

not (Sbar, S);

and (Y<sub>0</sub>, I, Sbar);

and (Y<sub>1</sub>, I, S);

endmodule

6. 1:4 demux using gate level

| $S_0$ | $S_1$ | $Y_3$ | $Y_2$ | $Y_1$ | $Y_0$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 1     |
| 0     | 1     | 0     | 0     | 1     | 0     |
| 1     | 0     | 0     | 1     | 0     | 0     |
| 1     | 1     | 1     | 0     | 0     | 0     |


$$Y_3 = S_0 S_1$$

$$Y_2 = S_0 \bar{S}_1$$

$$Y_1 = \bar{S}_0 S_1$$


$$Y_0 = \bar{S}_0 \bar{S}_1$$

$S_0$        $S_1$



module demux\_14 ( $Y_0, Y_1, Y_2, Y_3, S_0, S_1, i$ )  
 output  $Y_0, Y_1, Y_2, Y_3$ ;  $i = 0, 1, 2, 3$   
 input  $S_0, S_1, i$ ;  $i = 0, 1, 2, 3$   
 wire  $s_{\text{bar}}, s_{1\text{bar}}$ ;  $(i \oplus 1) = 10$   
 not  $n_1 (S_{\text{bar}}, S_0)$ ;  $\neg i \cdot 02 = 01$   
 not  $n_2 (S_{1\text{bar}}, S_1)$ ;  $\neg i \cdot 02 = 01$   
 and  $a_1 (Y_0, i, S_{\text{bar}}, S_{1\text{bar}})$   
 and  $a_2 (Y_1, i, S_{\text{bar}}, S_1)$   
 and  $a_3 (Y_2, i, S_0, S_{1\text{bar}})$   
 and  $a_4 (Y_3, i, S_0, S_1)$   
 endmodule

7. 1:8 demux using 1:4 demux and 1:2 demux.



module demux-12 ( $w_1, w_2, s_2, i$ );

output  $w_1, w_2$ ;

input  $s_2, i$ ;

assign  $w_1 = (\sim s_2) \cdot i$ ;

assign  $w_2 = s_2 \cdot i$ ;

endmodule

module demux-14 ( $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7, s_0, s_1, w_1, w_2$ );

output  $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7$ ;

module demux-14 ( $y_0, y_1, y_2, y_3, s_0, s_1, w_1$ );

output  $y_0, y_1, y_2, y_3$ ;

input  $s_0, s_1, w_1$ ;

assign  $y_0 = (\sim s_0) \cdot (\sim s_1) \cdot w_1$ ;

assign  $y_1 = (\sim s_0) \cdot s_1 \cdot w_1$ ;

assign  $y_2 = (s_0 \cdot (\sim s_1) \cdot w_1)$ ;

assign  $y_3 = (s_0 \cdot s_1 \cdot w_1)$ ;

endmodule

module

demux-18 ( $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7, s_0, s_1, s_2, i$ );

output  $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7$ ;

input  $s_0, s_1, s_2, i$ ;

output

demux-212

demux-214

demux-214

endmodule

demux


$w_1, w_2$ ;

$m_1 (w_1, w_2, s_2, i)$ ;

$m_2 (y_0, y_1, y_2, y_3, s_1, s_2, w_1)$ ;

$m_3 (y_4, y_5, y_6, y_7, s_1, s_2, w_2)$ ;

8. 16:1 mux using 4:1 mux



\$s\_0 \ s\_1 \ s\_2 \ s\_3 \ y\$

0 0 0 0 \$p\_0\$

0 1 0 0 \$p\_1\$

1 0 0 0 \$p\_2\$

1 1 0 0 \$p\_3\$

$$Y = \overline{s_0} \overline{s_1} p_0 + \overline{s_0} s_1 p_1 + s_0 \overline{s_1} p_2 + s_0 s_1 p_3$$

Date 17/3/2023

```

+-----+
| PAGE NO.: |-----|
| DATE: / / |-----|
+-----+-----+
```

module mux\_41 (w<sub>1</sub>, s<sub>0</sub>, s<sub>1</sub>, i<sub>0</sub>, i<sub>1</sub>, i<sub>2</sub>, i<sub>3</sub>);

output w<sub>1</sub>;

input s<sub>0</sub>, s<sub>1</sub>, i<sub>0</sub>, i<sub>1</sub>, i<sub>2</sub>, i<sub>3</sub>;

assign w<sub>1</sub> = ((~s<sub>0</sub>) & (~s<sub>1</sub>) & i<sub>0</sub>) | ((~s<sub>0</sub>) & s<sub>1</sub> & i<sub>1</sub>) | (s<sub>0</sub> & (~s<sub>1</sub>) & i<sub>2</sub>) | (s<sub>0</sub> & s<sub>1</sub> & i<sub>3</sub>);

endmodule

module MUX\_16 (y, w<sub>1</sub>, w<sub>2</sub>, w<sub>3</sub>, w<sub>4</sub>, s<sub>0</sub>, s<sub>1</sub>, s<sub>2</sub>, s<sub>3</sub>, i<sub>0</sub>, i<sub>1</sub>, i<sub>2</sub>, i<sub>3</sub>, i<sub>4</sub>, i<sub>5</sub>, i<sub>6</sub>, i<sub>7</sub>, i<sub>8</sub>, i<sub>9</sub>, i<sub>10</sub>, i<sub>11</sub>, i<sub>12</sub>, i<sub>13</sub>, i<sub>14</sub>, i<sub>15</sub>);

output y;

input [15:0]; input [3:0] s;

assign wire [3:0] w;

~~mux41~~ mux1(w[0], i[3:0], s[1:0],

module mux\_41 (w, i, s);

output w;

input [3:0];

input [1:0] s;

assign w = i[3:0] & s[1:0];

endmodule

```

module mux_41 (w, i, s);
output w;
input [3:0] i;
input [1:0] s;
assign w = ((~s[0]) & (~s[1]) & i[0]) | ((~s[0]) & i[1]) | (s[0] & (~s[1]) & i[2]) | (s[0] & i[3]);
endmodule


```

```

module mux_16 (y, i, s);
output y;
input [15:0] i;
input [3:0] s;
input [3:0] w;
mux_41 m1 (w[0], i[3:0], s[4:0]);
mux_41 m2 (w[1], i[7:4], s[1:0]);
mux_41 m3 (w[2], i[11:8], s[1:0]);
mux_41 m4 (w[3], i[15:12], s[1:0]);
mux_41 m5 (y, w[3:0], s[3:2]);
endmodule

```

g. 16:1 mux using gate level.



| $S_3 \quad S_2 \quad S_1 \quad S_0$ | $P_0$    |
|-------------------------------------|----------|
| 0 0 0 0                             | $P_0$    |
| 0 0 0 1                             | $P_1$    |
| 0 0 1 0                             | $P_2$    |
| 0 0 1 1                             | $P_3$    |
| 0 1 0 0                             | $P_4$    |
| 0 1 0 1                             | $P_5$    |
| 0 1 1 0                             | $P_6$    |
| 0 1 1 1                             | $P_7$    |
| 1 0 0 0                             | $P_8$    |
| 1 0 0 1                             | $P_9$    |
| 1 0 1 0                             | $P_{10}$ |
| 1 0 1 1                             | $P_{11}$ |
| 1 1 0 0                             | $P_{12}$ |
| 1 1 0 1                             | $P_{13}$ |
| 1 1 1 0                             | $P_{14}$ |
| 1 1 1 1                             |          |

$$\begin{aligned}
 Y = & \bar{S_3} \bar{S_2} \bar{S_1} \bar{S_0} P_0 + \bar{S_3} \bar{S_2} \bar{S_1} S_0 i_1 + \bar{S_3} \bar{S_2} S_1 \bar{S_0} P_2 + \bar{S_3} \bar{S_2} S_1 S_0 \\
 & i_3 + \bar{S_3} S_2 \bar{S_1} \bar{S_0} i_4 + \bar{S_3} S_2 \bar{S_1} \bar{S_0} i_5 + \bar{S_3} S_2 S_1 \bar{S_0} i_6 + \bar{S_2} S_2 S_1 \\
 & S_0 i_7 + \bar{S_3} \bar{S_2} \bar{S_1} \bar{S_0} i_8 + \bar{S_3} \bar{S_2} \bar{S_1} S_0 i_9 + \bar{S_3} \bar{S_2} S_1 \bar{S_0} i_{10} + \\
 & \bar{S_3} \bar{S_2} S_1 S_0 i_{11} + S_3 S_2 \bar{S_1} \bar{S_0} i_{12} + \bar{S_3} S_2 \bar{S_1} S_0 i_{13} + S_3 S_2 S_1 \\
 & \bar{S_0} i_{14} + S_3 S_2 S_1 S_0 i_{15}
 \end{aligned}$$

module mux-16 (Y, P0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10, i11, i12, i13,  
*i14, i15, S3, S2, S1, S0);*

output Y;

input i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10, i11, i12, i13, i14, i15, i16, S3, S2,  
*S1, S0;*

wire S3bar, S2bar, S1bar, Sobarn, C1, C2, C3, C4, C5, C6, C7, C8, C9  
*C10, C11, C12, C13, C14, C15, C16, w1, w2, w3, w4;*

not n1 (S3bar, S3);

not n2 (S2bar, S2);

not n3 (S1bar, S1);

not n4 (Sobarn, S0);

and q1 (C1, S3bar, S2bar, S1bar, Sobarn, i0);

and q2 (C2, S3bar, S2bar, S1bar, Sobarn,  $\frac{S_0}{Sobarn}$ , i1);

and q3 (C3, S3bar, S2bar, S1, Sobarn, i2);

and q4 (C4, S3bar, S2bar, S1, S0, i3);

and q5 (C5, S3bar, S2, S1bar, Sobarn, i4);

and q6 (C6, S3bar, S2, S1bar, Sobarn,  $\frac{S_0}{Sobarn}$ , i5);

and q7 (C7, S3bar, S2, S1, Sobarn, i6);


and q8 (C8, S3bar, S2, S1, S0, i7);

and q9 (C9, S3, S2bar, S1bar, Sobarn, i8);

and q10 (C10, S3, S2bar, S1bar, S0, i9);

and q11 (C11, S3, S2bar, S1bar, Sobarn, i10);

and q12 (C12, S3, S2bar, S1bar, S0, i11);




```

and  q13 ( C13, S3, S2, S1bav, Sobav, i12 );
end  q14 ( C14, S3, S2, S1bav, S0, i13 );
and  q15 ( C15, S3, S2, S1bav, sobav, i14 );
and  q16 ( C16, S3, S2, S1, S0, i15 );
or   q17 ( w1, C1, C2, C3, C4 );
or   q18 ( w2, C5, C6, C7, C8 );
or   q19 ( w3, C9, C10, C11, C12 );
or   q20 ( w4, C13, C14, C15, C16 );
or   q21 ( Y, w1, w2, w3, w4 );
endmodule.

```

\* Write a verilog code for CMOS Invertor using switch level modeling.




nmos tr

nmos n1 (out, data, control);

nmos . (out, data, control);

pmos p1 (out, data, control);


pmos (out, data, control);




(cmos scotch, nmos and pmos in parallel.

(mosc (Cout, data, ncontrol, pcontrol));

(mosc (Cout, data, ncontrol, pcontrol));



CMOS Inverter



module My-not (Cout, in);

output Cout;

input in;

// declare power, gnd

Supply1 pwr;


Supply0 gnd;

nmos (Cout, gnd, Pn);

pmos (Cout, pwr, in);

endmodule


\* Write a Verilog code for CMOS 2-input NOR gate using switch level modeling.



$$out = \overline{a+b}$$

$$= \text{not}(a+b)$$

$$= \text{not}(a \oplus b)$$




| a | b | $\overline{a+b}$ | out |
|---|---|------------------|-----|
| 0 | 0 | 1                | 0   |
| 0 | 1 | 0                | 0   |
| 1 | 0 | 0                | 0   |
| 1 | 1 | 0                | 1   |

```

module norgate(out, a, b);
    output out;
    input a, b;
    // declare power, gnd
    Supply #1 pwsy;
    Supply #0 gnd;
    logic c;
    nmos (out, gnd, a);
    nmos (out, gnd, b);
    pmos (out, pwsy, c, b);
    pmos (out, pwsy, c, a);
endmodule

```



module nandgate (out, a, b);

output out;

input a, b;

// declare power, gnd

Supply1 pux;

Supply0 gnd;

wire [C] out, [C] a,

nmos ([C] gnd, [C] b);

nmos ([C] gnd, [C] a);


pmos (out, pux, b);

pmos (out, pux, a);


endmodule

| a | b | ab | out |
|---|---|----|-----|
| 0 | 0 | 0  | 1   |
| 0 | 1 | 0  | 1   |
| 1 | 0 | 0  | 1   |
| 1 | 1 | 1  | 0   |

\* D flip flop using nand gate -



| CLK | D | Q | $\bar{Q}$ |
|-----|---|---|-----------|
| 0   | 0 | 0 | 1         |
| 0   | 1 | 1 | 0         |
| 1   | 0 | 0 | 1         |
| 1   | 1 | 1 | 0         |



Module d-flipflop ( $w_1, \bar{w}_2, d, CLK$ );

Output  $Q, \bar{Q}$ ;  $w_1$ ควบคู่;

Input  $d, CLK$ ;

Logic  $w_1, w_2, w_3$ ;


not  $n_1(w_1, d)$ ;

nand  $n_1(w_2, d, CLK)$ ;


nand  $n_2(w_3, d, CLK)$ ;

nand  $a_3(\bar{Q}_1, \bar{Q}_2, \text{cyber})$ ;  
 nand  $a_4(\text{cyber}, \bar{Q}_3, \bar{Q}_4)$ ;  
 endmodule

\* SR Flipflop using nand gate :-



| C1K | S | R | Q | $\bar{Q}$ |
|-----|---|---|---|-----------|
| tve | 0 | 0 | 1 | 0         |
| tve | 0 | 1 | 1 | 0         |
| tve | 1 | 0 | 0 | 1         |
| tve | 1 | 1 | Q | $\bar{Q}$ |



```


module SR_FF (Q, Qbar, S, R, CLK);
    output Q, Qbar;
    input S, R, CLK;
    wire w1, w2;

    nand n1 (w1, S, CLK);
    nand n2 (w2, R, CLK);
    nand n3 (Q, w1, Qbar);
    nand n4 (Qbar, w2, Q);


    endmodule

```

\* JK Flipflop using nand gate:-



| CLK | J | K | Q         | $\bar{Q}$ | 1 | 0 | 0 |
|-----|---|---|-----------|-----------|---|---|---|
| tve | 0 | 0 | Q         | $\bar{Q}$ | 1 | 0 | 1 |
|     | 0 | 1 | 0         | 1         | 0 | 1 | 0 |
|     | 1 | 0 | 1         | 0         | 0 | 1 | 1 |
|     | 1 | 1 | $\bar{Q}$ | Q         |   |   |   |



module  $\text{JK-FF}(\text{a}_1, \text{a}_{\text{bar}}, \text{j}, \text{k}, \text{clk});$

output  $\text{q}, \text{q}_{\text{bar}};$

input  $\text{j}, \text{k}, \text{clk};$

wire  $w_1, w_2;$

nand  $n_1(w_1, \text{j}, \text{clk}, \text{a}_{\text{bar}});$


nand  $n_2(w_2, \text{k}, \text{a}_1, \text{clk});$

nand  $n_3(\text{a}_1, w_1, \text{a}_{\text{bar}}, \text{clk});$


nand  $n_4(\text{a}_{\text{bar}}, w_2, \text{a}_1);$

end module

\* T FF using nand gate :-



| T | Q | $\bar{Q}$ |
|---|---|-----------|
| 0 | 0 | 1         |
| 1 | 0 | 1         |
| 0 | 1 | 0         |
| 1 | 1 | 0         |






```

module +_ff (av, q, qbar, t, c1k);
output q, qbar;
input t, c1k;
wire w1, w2;
nand n1 (w1, t, q, qbar, c1k);
nand n2 (w2, t, av, c1k);
nand n3 (q, w1, qbar);
nand n4 (qbar, w2, av);
endmodule

```

\* 3:8 decoder using 2:4 decoder.



2:4 decoder

I/P

 $a_1 \quad a_0$  $0 \quad 0$  $0 \quad 1$  $1 \quad 0$  $1 \quad 1$ 

O/P

 $y_0 \quad y_1 \quad y_2 \quad y_3$  $1 \quad 0 \quad 0 \quad 0$  $0 \quad 1 \quad 0 \quad 0$  $0 \quad 0 \quad 1 \quad 0$  $0 \quad 0 \quad 0 \quad 1$  $0 \quad 0 \quad 0 \quad 0 \quad 1$ 

$$y_0 = \overline{a_1} \overline{a_0}$$

$$y_1 = \overline{a_1} a_0$$

$$y_2 = a_1 \overline{a_0}$$

$$y_3 = a_1 a_0$$

Module decoder-24 ( $y_0, y_1, y_2, y_3, a_2, a_1$ )

Output

 $y_0, y_1, y_2, y_3$ 

Input

 $a_2, a_1$  $a_0 \quad a_1$ 

Assign

$$y_0 = (\overline{a_2} a_0) \& (\overline{a_1}) ;$$

Assign

$$y_1 = (\overline{a_1}) \& a_0 ;$$


Assign

$$y_2 = a_1 \& (\overline{a_2} a_0) ;$$

Assign

$$y_3 = a_1 \& a_0 ;$$

endmodule



Module decoder-88 ( $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7, a_2, a_1, a_0$ )

Output

 $y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7$ 

Input


 $a_2, a_1, a_0$ 

Input

 $w_1$ not ( $w_1, a_2$ )decoder-24 d1( $y_7, y_6, y_5, y_4, a_1, a_0$ )decoder-24 d2( $y_0, y_1, y_2, y_3, a_1, a_0$ )

endmodule

\* Testbench for 2:4 decoder of chapter 3



Testbench code for 2:4 decoder

Module: decoder24-th

reg t-a0, t-a1;

wire t-y0, t-y1, t-y2, t-y3;

decoder24 my-gate ( $\circ Y_0(t = \bar{a}_0)$ ,  $\circ Y_1(t = \bar{a}_1)$ ,  $\circ Y_2(t = a_1)$ ,  
 $\circ Y_3(t = a_0 \wedge a_1)$ );

initial

begin

t-a1 = 1'b0;

t-a0 = 1'b0;

#5

t-a1 = 1'b0;

t-a0 = 1'b1;

#5

t-a1 = 1'b1;

t-a0 = 1'b0;

#5

t-a1 = 1'b1;

t-a0 = 1'b1;

end

endmodule

\* testbench - four 3:8 decoder

module decoder38\_tb;

reg t\_a0, t\_a1, t\_a2;

wire t\_y0, t\_y1, t\_y2, t\_y3, t\_y4, t\_y5, t\_y6, t\_y7;

decoder38 my\_gate ( $\cdot Y_0(t-y_0)$ ,  $\cdot Y_1(t-y_1)$ ,  $\cdot Y_2(t-y_2)$ ,  
 $\cdot Y_3(t-y_3)$ ,  $\cdot Y_4(t-y_4)$ ,  $\cdot Y_5(t-y_5)$ ,  $\cdot Y_6(t-y_6)$ ,  
 $\cdot Y_7(t-y_7)$ );

initial

begin

t\_a2 = 1'b0;

t\_a1 = 1'b0;

t\_a0 = 1'b0;

# 5

t\_a2 = 1'b0;

t\_a1 = 1'b0;

t\_a0 = 1'b1;

# 5

t\_a2 = 1'b0;

t\_a1 = 1'b1;

t\_a0 = 1'b0;

# 5

t\_a2 = 1'b0;

t\_a1 = 1'b1;

t\_a0 = 1'b1;

# 5

$t-a_2 = 1' b\Phi^o$

$t-a_1 = 1' b\Phi^o$

$t-a_0 = 1' b\Phi^o$

#5

$t-a_2 = 1' b\Phi^o$  bound state. Gain 0dB straight

$t-a_1 = 1' b\Phi^o$  29dB "lossless" loss 29dB

$t-a_0 = 1' b\Phi^o$  0dB straight 29dB loss

#5 ~~length of polymer of each module~~

$t-a_2 = 1' b\Phi^o$  Dc trustee mode 49VDC

$t-a_1 = 1' b\Phi^o$  0dB

$t-a_0 = 1' b\Phi^o$

#5 ~~length of transistor length~~

$t-a_2 = 1' b\Phi^o$  straight transistor 11A

$t-a_1 = 1' b\Phi^o$  0dB straight 0dB

$t-a_0 = 1' b\Phi^o$  0dB straight 0dB

#5 ~~length of each module~~

$t-a_2 = 1' b\Phi^o$  0dB straight 0dB

$t-a_1 = 1' b\Phi^o$  0dB gain to 0dB

$t-a_0 = 1' b\Phi^o$  0dB straight 0dB

#5 ~~transistor linearized platinum~~

end ~~straight is 'bias' has 'target' reduced~~

endmodule ~~length of each module~~

-X-

straight is straight 0dB

straight is straight 0dB

straight is straight 0dB

straight is straight 0dB

straight is straight 0dB