


Unit: 2 B-

* Data flow - modelling :-

1. NOT gate.



In	Out
0	1
1	0

$$\text{Out} = \overline{\text{In}}$$

module not-gate (out, in);


output out;

input in;

assign out = ~in;

endmodule

2. And Gate.



a	b	y
0	0	0
0	1	0
1	0	0
1	1	1

$$y = ab$$

~~a b~~

0

0

0

1

0

1

0 0 0
0 1 0
1 0 0
1 1 1

0 0 0
0 1 0
1 0 0
1 1 1

0 0 0
0 1 0
1 0 0
1 1 1

0 0 0
0 1 0
1 0 0
1 1 1

Module and-gate (Y, a, b);


output Y;

input a, b;

assign Y = a & b;

end module

3. Nand gate



$$a \quad b \quad \rightarrow Y$$

$$0 \quad 0 \quad \rightarrow 1$$

$$0 \quad 1 \quad \rightarrow 0$$

$$1 \quad 0 \quad \rightarrow 0$$

$$1 \quad 1 \quad \rightarrow 0$$

$$Y = \overline{ab}$$

$$= \text{not}(a \cdot b)$$

~~a b~~

0

1

0

1

1

0

0	0	1	0
1	1	0	1

```

module nand_gate (Y, a, b);
output Y;
input a, b;
assign Y = ~ (a & b);
endmodule

```

4. OR gate



a	b	Y
0	0	0
0	1	1
1	0	1
1	1	1

a	b	0	1
0	0	0	1
1	1	1	1

$$Y = a + b$$

```

module or_gate (Y, a, b);
output Y;
input a, b;
assign Y = a | b;
endmodule

```

5. NOR gate



$$\overline{a+b} = Y$$

$$\overline{a+b} = \overline{a} \cdot \overline{b}$$

$$\overline{a+b} = \overline{a} \cdot \overline{b}$$

$$\overline{a+b} = \overline{a} \cdot \overline{b}$$

a	b	y	sum	OR	Truth table
0	0	1	0	0	Truth table
0	1	0	0	0	Truth table
1	0	0	1	1	Truth table
1	1	0	1	1	Truth table

a	b	0	1
0	0	1	0
1	0	0	1

$$Y = \overline{a+b}$$

$$Y = \text{not}(a+b)$$

```

module nor_gate (Y, a, b);
output Y;
input a, b;
assign Y = ~ (a+b);
endmodule
  
```

6. Xor gate



$$\overline{a} + b = Y$$

$$a \quad b \quad \overline{a} + b = Y$$

$$0 \quad 0 \quad 0$$

$$0 \quad 1 \quad 1$$


$$1 \quad 0 \quad 1$$

$$1 \quad 1 \quad 0$$

a	b	0	1		$y = \bar{a}b + a\bar{b}$
0	0	1		= a⊕b	
1	1	0			

module xor-gate (y, a, b)
 output y ;
 input a, b ;
 assign $y = a^1 b$;
 endmodule

7. Xnor gate




a	b	0	0	1	Y
0	0	1			
0	1	0			
1	0	0			
1	1	1			

a	b	0	1		$y = \bar{a}\bar{b} + ab$
0	1	0		= $\overline{a \oplus b}$	
1	0	1			

module xnor-gate (y, a, b)
 output y ;
 input a, b ;
 assign $y = \sim(a^1 b)$;
 endmodule

8. half adder



a	b	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


a	b	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \overline{A}B + A\overline{B}$$


$$S = A \oplus B$$

$$C = A \cdot B$$

module half-adder (sum, carry, a, b);
 output sum, carry;
 input a, b;
 assign sum = a ^ b;
 assign carry = a & b;
 endmodule



Q. Full Adder



a	b	c	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

		BC				BC			
		00	01	11	10	00	01	11	10
A		0	0	1	0	1	0	0	1
1	1	0	1	0	0	0	1	1	0

$$\begin{aligned}
 \text{Sum} &= \overline{a}\overline{b}c + \overline{a}b\overline{c} + a\overline{b}\overline{c} + abc \\
 &= \overline{a}(c\overline{b} + b\overline{c}) + a(c\overline{b} + b\overline{c}) \\
 &= \overline{a}(cb \oplus c) + a(c\overline{b} \oplus c) \\
 &= \overline{a}x + ax \\
 &= a \oplus x \\
 &= a \oplus b \oplus c
 \end{aligned}$$

$$\text{Carry} = \overline{a}bc + bc + ac + ab$$

module full-add(sum, carry, a, b, c);

output sum, carry;

input a, b, c;

assign sum = a' b' c';


assign carry = (b ⊕ c) | (a ⊕ c) | (a ⊕ b);

assign carry = (b ⊕ c) | (a ⊕ c) | (a ⊕ b);

endmodule


to be converted

$$d' \bar{d} + \bar{d}d = \text{High}$$



(b)

10. Half Subtractor




a	b	diff	borrow
---	---	------	--------

0	0	0	0
---	---	---	---

0	1	1	1
---	---	---	---

1	0	1	0
---	---	---	---

1	1	0	0
---	---	---	---




$$\text{diff} = a\bar{b} + \bar{a}b \\ = a \oplus b$$

$$\text{borrow} = \bar{a}b$$

```


module half_sub (difference, borrow, a, b);
  output difference;
  output borrow;
  input a, b;
  assign difference = a ^ b;
  assign borrow = (~a) & b;
endmodule
  
```

144, 167, 29, 48, 72, 40, 155, 28,
 126, 161. PAGE NO. 68, 158, 60,



1b. Full Subtraction

$$15d + 2\bar{d} + \bar{d}\bar{d} = \text{Answer}$$



$$a - b - c = \text{diff} + \text{borrow}$$


0	0	1	1	1	0
0	1	0	1	1	0
1	0	1	0	0	1
1	1	0	0	0	0
1	1	1	1	1	1

Borrow				Difference			
a	b	c		a	b	c	
0	0	0	1	0	0	1	1
0	0	1	0	0	0	1	0
1	1	0	1	1	0	0	0
1	1	1	0	1	1	1	1


$$\begin{aligned}
 D &= \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc \\
 &= c(\bar{a}\bar{b} + ab) + \bar{c}(\bar{a}b + a\bar{b}) \\
 &= c(\bar{a} \oplus b) + \bar{c}(a \oplus b) \\
 &= c\bar{x} + \bar{c}x \\
 &= c \oplus x \\
 &= a \oplus b \oplus c
 \end{aligned}$$

$$\text{Borrow} = \bar{a}c + \bar{a}b + bc$$

module full-sub (difference, borrow, a, b, c)
 output difference, borrow;
 input a, b, c;
 assign difference = a' b' c';
 assign borrow = ((a'b')' c') | ((a'c')' b') | (b'c');
 endmodule



12. 2:1 MUX (Multiplexer)



I/P	O/p
s0	y
0	a0
1	a1

p = IP
q = o/p

$$Y = \bar{s}_0 a_0 + s_0 a_1$$

$$y = a_0$$

$$s = 1$$

$$Y = a_1 \cdot p + \bar{a}_0 \cdot q + d \cdot \bar{p} \cdot \bar{q} + p \cdot \bar{q} \cdot \bar{p} = Y$$

module MUX21(Y, S, a0, a1)

Output Y;


Input S, a0, a1;

assign Y = (S & a0) | (S & a1);

endmodule


S a0 a1

glue logic



(18)

13 4:1 mux (multiplexer)



S_1	S_2	Y
0	0	a
0	1	b
1	0	c
1	1	d

$$Y = \overline{S_1} \overline{S_2} a + \overline{S_1} S_2 b + S_1 \overline{S_2} c + S_1 S_2 d$$


Module $\text{MUX41}(Y, S_1, S_2, a, b, c, d);$

Output $Y;$


Input $a, b, c, d, S_1, S_2;$

assign $Y = ((\overline{S_1}) \# (\overline{S_2}) \# a) | ((\overline{S_1}) \# S_2 \# b) | (S_1 \# (\overline{S_2}) \# c) | (S_1 \# S_2 \# d);$

endmodule




14. 8:1 mux (multiplexer)




S_2 S_1 S_0

Y $E_2 \quad E_1 \quad E_0 \quad O_2$



16:1 mux (multiplexer)



Inputs	O/P
$S_0 \ S_1 \ S_2 \ S_3$	Y
0 0 0 0	A_0
0 0 0 1	A_1
0 0 1 0	A_2
0 0 1 1	A_3
0 1 0 0	A_4
0 1 0 1	A_5
0 1 1 0	A_6
0 1 1 1	A_7
1 0 0 0	A_8
1 0 0 1	A_9
1 0 1 0	A_{10}
1 0 1 1	A_{11}
1 1 0 0	A_{12}
1 1 0 1	A_{13}
1 1 1 0	A_{14}
1 1 1 1	A_{15}

$$\begin{aligned}
 Y = & \bar{S}_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 A_0 + \bar{S}_0 \bar{S}_1 \bar{S}_2 S_3 A_1 + \bar{S}_0 \bar{S}_1 S_2 \bar{S}_3 A_2 + \bar{S}_0 \bar{S}_1 S_2 S_3 \\
 & + \bar{S}_0 S_1 \bar{S}_2 \bar{S}_3 A_4 + \bar{S}_0 S_1 \bar{S}_2 S_3 A_5 + \bar{S}_0 S_1 S_2 \bar{S}_3 A_6 + \bar{S}_0 S_1 S_2 S_3 A_7 \\
 & + S_0 \bar{S}_1 \bar{S}_2 \bar{S}_3 A_8 + S_0 \bar{S}_1 \bar{S}_2 S_3 A_9 + S_0 \bar{S}_1 S_2 \bar{S}_3 A_{10} + S_0 \bar{S}_1 S_2 S_3 A_{11} \\
 & + S_0 S_1 \bar{S}_2 \bar{S}_3 A_{12} + S_0 S_1 \bar{S}_2 S_3 A_{13} + S_0 S_1 S_2 \bar{S}_3 A_{14} + S_0 S_1 S_2 S_3 A_{15}
 \end{aligned}$$

module MUX16 (Y, S₀, S₁, S₂, S₃, A₀, A₁, A₂, A₃, A₄, A₅, A₆, A₇, A₈, A₉, A₁₁, A₁₂, A₁₃, A₁₄, A₁₅) ;

Output	Y
Input	S ₀ , S ₁ , S ₂ , S ₃ , A ₀ , A ₁ , A ₂ , A ₃ , A ₄ , A ₅ , A ₆ , A ₇ , A ₈ , A ₉ , A ₁₀ , A ₁₁ , A ₁₂ , A ₁₃ , A ₁₄ , A ₁₅
wire	S _{0bav} , S _{1bav} , S _{2bav} , S _{3bav}

assign $s_{bar} = \sim s_0$;

assign $s_{ibar} = \sim s_1$;

assign $s_{2bar} = \sim s_2$;

assign $s_{3bar} = \sim s_3$;


assign $y = (s_{bar} \& s_{ibar} \& s_{2bar} \& s_{3bar} \& A_0) | (s_{bar} \& s_{ibar} \& s_{2bar} \& s_{3bar} \& A_1) | (s_{bar} \& s_{ibar} \& s_2 \& s_{3bar} \& A_2) | (s_{bar} \& s_{ibar} \& s_2 \& s_3 \& A_3) | (s_{bar} \& s_{ibar} \& s_1 \& s_{2bar} \& s_{3bar} \& A_4) | (s_{ibar} \& s_1 \& s_{2bar} \& s_{3bar} \& A_5) | (s_{bar} \& s_1 \& s_2 \& s_{3bar} \& A_6) | (s_{bar} \& s_1 \& s_2 \& s_3 \& A_7) | (s_0 \& s_{ibar} \& s_{2bar} \& s_{3bar} \& A_8) | (s_0 \& s_{ibar} \& s_{2bar} \& s_3 \& A_9) | (s_0 \& s_{ibar} \& s_2 \& s_{3bar} \& A_{10}) | (s_0 \& s_{ibar} \& s_2 \& s_3 \& A_{11}) | (s_0 \& s_1 \& s_{2bar} \& s_{3bar} \& A_{12}) | (s_0 \& s_1 \& s_{2bar} \& s_3 \& A_{13}) | (s_0 \& s_1 \& s_2 \& s_{3bar} \& A_{14}) | (s_0 \& s_1 \& s_2 \& s_3 \& A_{15})$

end module

S0 S1 S2 S3



16. 2 to 4 decoder



I/P

O/P

 $a_1 \ a_0$ $d_3 \ d_2 \ d_1 \ d_0$ $0 \ 0$ $0 \ 0 \ 0 \ 1$ $0 \ 1$ $0 \ 0 \ 1 \ 0$ $1 \ 0$ $0 \ 1 \ 0 \ 0$ $1 \ 1$ $1 \ 0 \ 0 \ 0$ $x \ x$ $0 \ 0 \ 0 \ 0$

$$d_0 = \overline{a_1} \overline{a_0}$$

$$d_1 = \overline{a_1} a_0$$

$$d_2 = a_1 \overline{a_0}$$

$$d_3 = a_1 a_0$$

Module dec24($d_0, d_1, d_2, d_3, a_1, a_0$)

Output: d_0, d_1, d_2, d_3

Input: a_1, a_0

Wire: s_0, s_1

Assign: $s_0 \sim a_0$

Assign: $s_1 \sim a_1$


Assign: $d_0 = s_0 \# s_1$

Assign: $d_1 = s_0 \# a_0$


Assign: $d_2 = a_1 \# s_0$

Assign: $d_3 = a_1 \# a_0$

endmodule

a₁ a₀

17. 3 to 8 Decoder



I/P

O/P

a₀ a₁ a₂

a ₀	a ₁	a ₂	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	1	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0
1	1	1	0	1	0	0	0	0	0	0

$$d_0 = \overline{q_0} \overline{q_1} q_2$$

$$d_1 = \overline{q_0} q_1 \overline{q_2}$$

$$d_2 = \overline{q_0} q_1 \overline{q_2}$$

$$d_3 = \overline{q_0} q_1 q_2$$

$$d_4 = q_0 \overline{q_1} \overline{q_2}$$

$$d_5 = q_0 \overline{q_1} q_2$$

$$d_6 = q_0 q_1 \overline{q_2}$$

$$d_7 = q_0 q_1 q_2$$

module dec38 (d0, d1, d2, d3, d4, d5, d6, d7, q1, q0, q3);

output d0, d1, d2, d3, d4, d5, d6, d7;

input q0, q1, q2;

wire s0, s1, s2;

assign s0 = ~ q0;

assign s1 = ~ q1;

assign s2 = ~ q2;

assign d0 = s0 & s1 & s2;

assign d1 = s0 & s1 & q2;

assign d2 = s0 & q1 & s2;

assign d3 = s0 & q1 & q2;

assign d4 = q0 & s1 & s2;

assign d5 = q0 & s1 & q2;


assign d6 = q0 & q1 & s2;

assign d7 = q0 & q1 & q2;

endmodule



18. 8:3 encoder



I/P

O/P

Y_1	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0	q_0	q_1	q_2
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$q_2 = Y_1 + Y_3 + Y_5 + Y_7$$

$$q_1 = Y_2 + Y_3 + Y_6 + Y_7$$

$$q_0 = Y_4 + Y_5 + Y_6 + Y_7$$

HODS CLASS P1

```

module enc83(q,y);
output [2:0] q;
input [7:0] y;
assign q[2] = y[1] | y[3] | y[5] | y[7];
assign q[1] = y[2] | y[3] | y[6] | y[7];
assign q[0] = y[4] | y[5] | y[6] | y[7];
endmodule

```

0	0	1	0	0	0	0
0	1	0	0	1	0	0
1	1	0	0	0	0	1
0	0	1	0	0	1	0
0	1	1	0	0	0	1
1	0	1	1	0	0	0
0	0	0	1	1	0	0
0	0	1	1	0	1	0

0	1	1	0	0	1	0
1	1	0	0	0	0	1
0	0	1	1	0	0	0
0	1	0	1	1	0	0
1	0	0	1	1	1	0
0	0	0	0	1	1	1
0	0	1	0	1	1	1
1	0	0	0	1	1	1

0	1	1	0	0	1	0
1	1	0	0	0	0	1
0	0	1	1	0	0	0
0	1	0	1	1	0	0
1	0	0	1	1	1	0
0	0	0	0	1	1	1
0	0	1	0	1	1	1
1	0	0	0	1	1	1

0	1	1	0	0	1	0
1	1	0	0	0	0	1
0	0	1	1	0	0	0
0	1	0	1	1	0	0
1	0	0	1	1	1	0
0	0	0	0	1	1	1
0	0	1	0	1	1	1
1	0	0	0	1	1	1

shub = 100

sb4 sb = 100

$y_7 \ y_6 \ y_5 \ y_4 \ y_3 \ y_2 \ y_1 \ y_0$

9[0]

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0


0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

19. 4:2 encoder



$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$

$$V_1 = d_2 + d_3$$

$$V_0 = d_0 + d_1$$


$$V_1 = d_2 + d_3$$

$$V_0 = d_1 + d_3$$

$$V_1 = d_2 + d_3$$

Module enc42 ($q_{V_1}, q_V, d_3, d_2, d_1, d_0$);
 Output q_{V_1}, q_V ;
 Input d_3, d_2, d_1, d_0 ;
 assign $q_V = d_1 | d_3$;
 assign $q_{V_1} = d_2 | d_3$;
 endmodule

$d_3 \ d_2 \ d_1 \ d_0$



* Testbench code :-

1. and gate



a	b	y
0	0	0
0	1	0
1	0	0
1	1	1


Module and-gate (y, a, b) ;

Output y ;

Input a, b ;

Assign $y = a \& b$;

Endmodule



Module and-gate_tb ;

Wire $t-y$;

Reg $t-a, t-b$;

and-gate my-gate ($\cdot y(t-y), \cdot a(t-a), \cdot b(t-b)$) ;


Initial

```

begin
t-a = 1'b0;
t-b = 1'b0;
#5
t-a = 1'b1;
t-b = 1'b0;
#5
t-a = 1'b0;
t-b = 1'b1;
#5
t-a = 1'b1;
t-b = 1'b1;
end
endmodule

```

2. OR Gate




a	b	Y
0	0	0
0	1	1
1	0	1
1	1	1

Module OR-gate (Y,a,b);
 Output Y;
 Input a,b;

assign $y = a \mid b$;

endmodule



module Or-gate_tb;

wire t-y;

reg t-a, t-b;

or-gate my-gate ($\cdot y(t-y), \cdot a(t-a), \cdot b(t-b)$);

initial (\$a=0, b=0, t_y=0)\$ begin

begin

$t-a = 1'b0$;

$t-b = 1'b0$;

\$

$t-a = 1'b1$;

$t-b = 1'b0$;

\$

$t-a = 1'b0$;

$t-b = 1'b1$;

\$


$t-a = 1'b1$;

$t-b = 1'b1$;

end

endmodule.

3. Half Adder



a	b	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Module half-adder (sum, carry, a, b);


Output sum, carry;

Input a, b;

assign sum = a \oplus b;

assign carry = a \wedge b;

endmodule



Module half-adder_tb;

wire t-sum, t-carry;

reg t-a, t-b;

half-adder my-gate (.sum(t-sum), .carry(t-carry), .a(t-a), .b(t-b));

initial

full adder

CH 2042

27/04/2022

PAGE NO.:

DATE: / /

begin

t-a = 1'b0;

t-b = 1'b0;

#S

t-a = 1'b1;

t-b = 1'b0;

#S

t-a = 1'b0;

t-b = 1'b1;

#S


t-a = 1'b0;

t-b = 1'b1;

end

endmodule.

4 Full Adder




a	b	Cin	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1

a	b	Cin	Sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0

1	0	1	0	1
1	1	0	0	1
.	1	1	1	1

module full-adder (sum, carry, a, b, cin);
 output sum, carry;
 input a, b, cin;
 assign sum = a ^ b ^ cin;
 assign carry = (b & c) | (a & c) | (a & b);
 endmodule



module full-adder_tb;
 wire t-sum, t-carry;
 reg t-a, t-b, t-cin;
 full-adder dut (sum(t-sum), carry(t-carry), t-a, t-b, t-cin);
 initial begin

$$t-a = 1'b0;$$

$$t-b = 1'b0;$$

$$t-cin = 1'b0;$$

5

$$t-a = 1'b0;$$

$$t-b = 1'b0;$$

$$t-c_n = 1' b1^\circ$$

#5 all one has $t-a = t-b = t-c_n$

$$t-a = 1' b0^\circ$$

$$t-b = 1' b1^\circ$$

$$t-c_n = 1' b0^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b0^\circ$$

$$t-b = 1' b1^\circ$$

$$t-c_n = 1' b1^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b1^\circ$$

$$t-b = 1' b0^\circ$$

$$t-c_n = 1' b0^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b1^\circ$$

$$t-b = 1' b0^\circ$$

$$t-c_n = 1' b1^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b1^\circ$$

$$t-b = 1' b1^\circ$$

$$t-c_n = 1' b0^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b1^\circ$$

$$t-b = 1' b1^\circ$$

$$t-c_n = 1' b0^\circ$$

#5 every unit has $t-a = t-b = t-c_n$

$$t-a = 1' b1^\circ$$

$$t-b = 1' b1^\circ$$

$$t-c_n = 1' b0^\circ$$

#5 every unit has $t-a = t-b = t-c_n$