


Unit : 1^o-

Digital System Design

* HDL Based Design flow:-



TOP

Design

Methodology

1. Top down

design

methodology

2. Bottom up

design

methodology

↳

Top level block

↓

↓

↓

↓

↓

Sub block - I


Sub block - 2

Sub block - 3

Sub block - 4

leaf
cell


In top-down design methodology the top level block is defined and then sub-block necessary to build the top level block are identified and further sub-divide the block until we come to leaf cell that is the cells that cannot be subdivided



In the bottom up design methodology we first identify the building block that are available to us. We can build bigger cells using these building blocks. These cells are used to build higher level blocks until we build the top level block.

example - 4 bit ripple carry counter

4 bit ripple carry counter




The Ripple carry counter is made up of negative edge triggered flipflop. Each of the t-flipflop can be made up of negative edge triggered D-flipflop and inverter. In top down design methodology we have to specify the functional of ripple counter which is the top level block than we implement t-flipflop from D-flipflop and inverter. Thus we break bigger blocks into smaller building blocks until we decide that we cannot break the blocks further.

A bottom up methodology at closed direction that is we combine small building blocks and build bigger block that is D-flipflop can be build from transistor or gates.

* Module :-

At Basic module.



Module <module name>

(<module_type>port list);

Module interface

end module;

$$\text{function } \text{out} = \text{a} \cdot \text{b}$$

module? and-gate (out, a, b);

output? out;

input? a, b;

assign out = a & b;

end module

end

end

* Operator types :-

operator types	operator symbol	operations performed
Arithmetic	*	multiply
	/	Divide
	+	add
	-	subtract
	%.	modulus
	**	Power exponent
Logical	!	Logical negation
	& &	logical and
		logical or

Relational

>

<

 \geq \leq greater than
less thangreater than or equal
less than or equal

Equality

 $= =$ $! =$ $!= =$ Equality
in equalityCase of equality
Case of inequality

Bitwise

 \sim $\$$ $|$ \wedge $\sim \wedge$

Bitwise negation

bitwise and

bitwise OR

bitwise XOR

bitwise XNOR

Reduction

 $\$$ $\sim \$$ $\sim |$

Reduction and

Reduction NAND

Reduction NOR

Shift

 \gg \ll

Right shift

Left shift

* level of abstraction in verilog -

1. Behavioural level - Algorithmic level

This is the highest level of abstraction provided by Verilog module can be implemented in terms of desired design algorithm without concern for hardware implementation details.

Ex:- 2:1 mux

if select = 1 then

Out = ?1;

else

Out = ?0;

2. Data flow level

At this level the module is design by specifying data flow. This shows how data flows between hardware resources and how the data is processed in the design.

Ex:- Z = not Y + X

which adds Z = 1 if Y and X both are 1 else 0

Diagram :-

The diagram shows two inputs X and Y which are connected to an OR gate. The output of the OR gate is connected to one input of a NOT gate. The other input of the NOT gate is connected to input X. The output of the NOT gate is connected to the other input of the OR gate. The output of the OR gate is the final output Z.

The logic expression for this circuit is Z = X' * (X + Y) = X' * X + X' * Y = Y' + X' * Y = Y' + X = Z

So, the output Z is 1 if either X or Y is 1, otherwise 0. This is the same as the given logic expression Z = not Y + X.


The circuit diagram shows a NOT gate followed by an OR gate. The first input of the OR gate is connected to the output of the NOT gate. The second input of the OR gate is connected to input X. The output of the OR gate is the final output Z.

The logic expression for this circuit is Z = X' * (X + Y) = X' * X + X' * Y = Y' + X' * Y = Y' + X = Z

3. Gate level :-

The module is implemented in terms of logic gates and interconnection between these logic gates. Design at these levels is simpler to describing a design in terms of gate level logic diagram.

Ex :- and gate, nand gate.




Ex :- half adder gate level.

4. Switching level :-

This is the lowest level of abstraction provided by Verilog. A module can be implemented in terms of switches, nodes and interconnection between switches. Design at this level requires knowledge of switches.

Ex :- CMOS Inverter



* Basic constructs and convention in Verilog / lexical conventions :-

Lexical conventions include comments, white space, numbers, strings, identifiers

1. White Space :-

Blank Space (\n)

tabs (\t)

newlines (\n)

White space is ignore by Verilog but
white space is not ignore by string

2. Comments :-

Comments can be inserted in codes for readability and documentation. There are two ways to insert comments.

One line comments — One line comments start with "/*" Verilog skips that point to the

end of the line.

ii. Multiple line comment \rightarrow multiple line comment
 Start with "/*" and end with "*/"
 multiple line comment cannot be nested
 However one line comment can be used
 in multiple line comment.

Ex 3- $a = \sim b; // \sim$ is unary operator
 $// b$ is operand

$\&$

$a = b \& c; //$

$//$ this is one line comment

$/*$ This is multiple line -----
 ----- */

$/*$ This is $/*$ an illegal $*/$ comment $*/$

$/*$ This is $//$ a legal comment $*/$

3. Operators

operators are of three types are unary, binary, ternary.

Unary operators precede an operand
 Binary operators appear between two
 operand

Ternary operators have two ^{separate}_{operator} operators that separate three ^{operator}_{operand}.

ex :- $a = \sim b \text{ ? } 1 / / \sim$ is unary operator

$\sim b$ is operand

$a = b \text{ ? } c \text{ ? } 1 / / \text{ ? }$ is binary operator
in b, c are operands

$a = b \text{ ? } c : d ; 1 / / \text{ ? }$ is a ternary operator
in b, c, d are operands

4. Number Specification :-

There are two types of number specification

- sized

- unsized

Sized numbers → sized numbers are represented in `<size>'<base format><number>`

Sized is used for only fixed decimal and specifies the number of bits in the number.

eg - 32'b11110000000000000000000000000000

Ex 8- $12'habc$ // This is 12 bpt hex

10101011 1100 ($12'habc$)

$16'h 255$ // 16 bpt decimal number

1111 0000 0000 1111
128 64 32 16 8 4 2 1

$12'h dec$ // 12 bpt hex

1101 1110 1100

$4'b 1111$

$3'b 101$ // 3 bpt binary no 101

Q. Unsized numbers \rightarrow numbers that are specified without the <base format> specification are decimal numbers by default. numbers that are specified with <size> specification have default number bpts that are simulator and machine specific that is must be atleast 32 bpts

Ex 8- 4567 // 32 bpt decimal no. by def

234567 // this is 32 bpt decimal num

$'hc3$ // this is 32 bpt hexadecimal number c3

'021 // This is 32 bit octal no 21

5 X OR Z value B- high impedance

Verilog has 2 symbols - low unknown and high impedance values // these values are very important for modeling real circuit. An unknown value is represented by 'x' and 'high' impedance value is denoted by 'z'.

ex 8- 12'h 13x // this is 12 bit hexadecimal

number - four least significant bits are x
0001 0011 xxxx

6'h x00 // 6 bit hex number

000000 x00

8'b0x13 // 8 bit binary octal number

00000001 00000011

4'b01x1 // a bit binary number.

32'b2 // 32 bit high impedance

00000000000000000000000000000002

00000000000000000000000000000000

00000000000000000000000000000000

00000000000000000000000000000000

6. Negative Number

Negative number can be Specified by putting a minus sign before size of a constant number.

Ex 8 - $-6'b3$ // this is 6 bit negative no. stored in 2's complement of 3

4'd-2 // Illegal Specification

$-8'd3$ // negative 8 bit no stored at 2's complement of 3

7. Underscore characters and Question mark

An underscore character is allowed anywhere in a number except the first character. Underscore character are allowed only to improve readability of numbers and ignored by compiler.

A question mark is a very good alternative of

Ex 8 - $12'b111_0000_1010$ // 12 bit binary no

$4'b10??$ // equivalent of 4' b10zz

8. Strings (→ string) (→ string)

A string is a sequence of characters that are enclosed by double quotes. The restriction in string is that it must be written in single line. "Hello Verilog world"

ex - "Hello verilog world" // this is a string with 19 characters
 "a/b" string with 3 characters.

"Hello everyone" // 14 characters

9. Identifiers and keywords

Keywords are special identifiers reserved to language & keywords are in lowercase.

ex - module, input, output, endmodule, wire,

assign, always, begin, end, if, else,

Identifiers are the name given to object

Identifiers are made up of characters,

dollar, underscore sign. Identifiers are

case sensitive. i.e. \$ and \$ are different

start with dollar sign and underscore sign.

ex - assign values; here assign is a keyword

and values is a identifier

Input clk ; // input is keyword
 clk is identifier

10. Escape Identifier B-

Escape Identifier begin with back slash character [\] and ends with white space [space, tabs, newline] All characters between back slash and white space are passed

Ex:- \a+b-c

my-name

* Data-types B- Structured

The data handle in verilog is divided in two types.

1. Net datatype.
2. Variable datatype.

1. Net datatype B-

Net represents connection between handle element in case of real circuit nets have values continuously driven by the output of the devices that they are connected nets are declared by keyword wire.

ex 8-

326

10

Wise, or ~~not~~ // declare ~~not~~ a

write b, C; ~~then~~ declare `const` b, C

wire b = 1; // declare a net of type b

~~1990-1991~~ ~~1991-1992~~ ~~1992-1993~~ ~~1993-1994~~

Net is not a keyword but a class of data type.

2. Variable datatype :-

A variable is an abstraction for a storage device. It can be declared with a keyword REG. Variable data types are register, integer, real, time.

i) Register datatype

Registers represent data storage element
Registers contains values until another value
is placed on them

ex 6-

meg RESET °;

Initial

begin

reset = 1'b1; //Initial reset to 1

#100 offset = 1'60"; // after 100 times
unoffset value is

end

Change to zero

iii) Integer :-

An Integer is a general purpose register data type used for manipulating quantities. Integer are declared by keyword integer. The default width for an integer is forced machine specific that is 32 bits. Registers declared as integer type store values as unsigned quantities whereas integer store value as signed quantities.

Ex 8-

integer counter; // general purpose variable used as counter.

initial begin
Count = -1; // negative value is stored in counter

iii) Real :-

Ex 8-

real delta; // define real variable delta

begin

delta = 4e10; // delta = 4×10^{10}

end

integer p;

initial
p = delta; // p = 2

(2023)

Real number constant and real register data type are declared with the keyword `real`. They can be specified in decimal notation that is 3.14 or in scientific notation $0.13e6$, which is 3×10^6 . Real number cannot have a range declaration and there default value is zero. When a real value is assign to integer the real number is rounded or to the nearest integer.

iv. Time :-

VHDL simulation is done with respect to simulation time. A time variable is declared with keyword `time`; the width of time register datatype is at least 64 bits. The system function `dollar ($)` `time` is used to get the current simulation time.

Ex:- `time Save-Sim-Time;`

Initial

$$\text{Save-Sim-Time} = \$\text{ time};$$

-x-