


\* 4 bit carry ripple adder.

1 bit full adder



Module full-adder(~~cout~~, sum; p1, p2, cpn);

Output cout, sum;


Input p1, p2, cpn;

assign sum = ~~a<sup>4</sup> + b<sup>4</sup> + c<sup>4</sup>~~; p1<sup>1</sup> p2<sup>1</sup> cpn<sup>1</sup>;


assign cout = (a<sup>2</sup> & b) | (b & c) | (c & a);

assign cout = (c<sup>1</sup> p1<sup>1</sup> & p2<sup>1</sup>) | (c<sup>1</sup> p2<sup>1</sup> & cpn<sup>1</sup>) | (cpn<sup>1</sup> & p1<sup>1</sup>);

endmodule



4 bit carry ripple counter



Module adder4bit(cout, sum, a, b, cin);

Input [3:0] a, b;

Input cin;

Output [3:0] sum;

Output cout;

Wire [2:0] c;

full-add fa1 (.cout (c[0]), .sum (sum[0]), .in1 (a[0])  
                  • in2 (b[0]), .cin (cin));


full-add fa2 (.cout (c[1]), .sum (sum[1]), .in1 (a[1])  
                  • in2 (b[1]), .cin (c[0]));

full-add fa3 (.cout (c[2]), .sum (sum[2]), .in1 (a[2])  
                  • in2 (b[2]), .cin (c[1]));


full-add fa4 (.cout (cout), .sum (sum[3]), .in1 (a[3])  
                  • in2 (b[3]), .cin (c[2]));

endmodule

## \* Binary multipliers -



$$\begin{array}{l}
 \begin{array}{r} a_1 \\ b_1 \end{array} \quad \begin{array}{r} a_0 \\ b_0 \end{array} \\
 \hline
 \begin{array}{r} a_1 b_0 \\ b_1 a_1 \\ b_1 a_1 (a_1 b_0 + b_1 a_0) \end{array} \quad \begin{array}{r} a_0 b_0 \\ x \end{array}
 \end{array}$$



Module half-adder( $c_{out}$ , sum,  $a$ ,  $b$ )

Output  $c_{out}, \text{sum}$

Input  $a, b$

Assign  $\text{sum} = a \wedge b$

Assign  $c_{out} = a \oplus b$


endmodule

```

module multiply(cc, a0, a1, b0, b1);
output [3:0] c;
input a0, a1, b0, b1;
wire a1b0, a0b1, haoc, bla1;
and (cc[0], a0, b0);
and (cc[1], a1, b0);
and (cc[2], haoc, a1);
and (cc[3], bla1, a1);
half-adder ha-0 (haoc, cc[1], bla1, a1b0);
half-adder ha-1 (cc[3], cc[2], bla1, haoc);
endmodule

```

### \* 8 bit ALU 8-bit behavioral Verilog code



```

Module alu8c(z, a, b, sel);
Output [7:0] z;
Input [7:0] a, b;
Input [3:0] sel;
reg [7:0] z;
always @ (sel, a, b)

```

```

begin
  case (sel)

```

$4'b0000 : z = a + b ;$

$4'b0001 : z = a - b ;$

$4'b0010 : z = b - 1 ;$

$4'b0011 : z = a * b ;$

$4'b0100 : z = a \& b ;$  // logical and

$4'b0101 : z = a || b ;$  // logical or

$4'b0110 : z = !a ;$  // logical negation

$4'b0111 : z = \sim a ;$

$4'b1000 : z = a \& b ;$  // and

$4'b1001 : z = a \oplus b ;$

$4'b1010 : z = a^b ;$  // power

$4'b1011 : z = a << 1 ;$  // left shift

$4'b1100 : z = a >> 1 ;$  // right shift

$4'b1101 : z = a + 1 ;$

$4'b1110 : z = \sim(a \oplus b) ;$

$4'b1111 : z = a - 1 ;$

endcase


end

endmodule

\* Write behavioral verilog code for ALU implementing operation and, or, xor, xnor.

Opand 1

Opand 2



module alu(z,a,b,sel);

output [8:0] z;

reg [3:0] z;

input [4:0] a, b;

input [1:0] sel;

always@ (sel, a, b)

begin

case (sel)

4'b00 : z = a & b; // And

4'b01 : z = a | b; // OR

4'b10 : z = a ^ b; // XOR

4'b11 : z = ~ (a ^ b) // XNOR


endcase

end

endmodule

\* Design 8-bit ALU performing and, or, xor, not

→  $xor, xnor, nand, add, subtract$   
Operands, Operands



module alu(z,a,b,sel);

output [7:0] z;

reg [7:0] z;

input [2:0] a, b;

input [2:0] sel;

always@ (sel, a, b)

begin

case (sel)

3'b000 : z = a & b; // and

3'b001 : z = a | b; // or

3'b010 : z = a ^ b; // xor

3'b011 : z = ~ (a ^ b); // xnor

3'b100 : z = ~ (a | b); // nor

3'b101 : z = ~ (a & b); // nand

3'b110 : z = a + b; // add


3'b111 : z = a - b; // sub

endcase

end

endmodule

~~WTF~~ 4 bit counter :-



Module Counter (Count, CLK, Reset, Load, Up-down, data)

Output reg [3:0] Count;

Input CLK, reset, load, up-down;

Input [3:0] data;

always@ (posedge CLK)

begin

if (reset) // Set count to zero

Count = 0;

else if (load) // Load the count with data value

Count = data;

else if (Up-down) // count up

Count = Count + 1;


else

Count = Count - 1;

end

end module.

## ~~TM~~ 4 bit counter :-



Module Counter (count, CK, reset, load, Up-down, data)

Output  $[3:0]$  count


Input CK, reset, load, Up-down

Input  $[3:0]$  data

always@ (posedge CK)

```
begin
    if (reset) // Set count to zero
        count = 0;
    else if (load) // Load the count with data
        count = data;
    else if (Up-down) // count up
        count = count + 1;
    else
        count = count - 1;
end
end module.
```

\* 4 bit Serial In Serial Out Shift Register



Module dff (dout, clk, din, rs+);  
 Input clk, din, rs+;  
 Output dout;

always @ (posedge clk);

begin

if (rs+)

dout = 1;

else

dout = din;

end

endmodule

Module sreg (dout, clk, din, rs+);  
 Output dout;  
 Input clk, din, rs+;

Wire [2:0] S;

DFF dff0 (.dout(S[0]), .clk(clk), .din(din), .rst(rs+));

DFF dff1 (.dout(S[1]), .clk(clk), .din(S[0]), .rst(rs+));

DFF dff2 (.dout(S[2]), .clk(clk), .din(S[1]), .rst(rs+));

~~dff dff 2 (· dout (S[2]), · CLK(CLK), · din (S[1]), ·  
out (out))~~

dff dff 3 (· dout (dout), · CLK(CLK), · din (S[2]),  
· out (out))

endmodule

130