

7211 anal 1113 211 00

मोतीलालनेहरूराष्ट्रीयप्रौद्योगिकीसंस्थानइलाहाबाद प्रयागराज-211004 (भारत) Motilal Nehru National Institute of Technology Allahabad Prayagraj - 211 004 (India)

Department of Computer Science & Engineering Mid Semester Examination, Session 2024-25 (Even)

Programme:

B. Tech. Minor (CSE)

Branch: Other than CSE

Semester: VI

Course Name: **Course Code:**

Computer Organization

CSN11102

inecin

Max. Marks: 25

Time:

1.5 Hours

Registration No.:

Instructions:

		questions. All parts of a question should be answered in one attempt SEQUENTIALLY.	Marks
Q1	(a)	Consider the following assembly language program for a hypothetical processor. A, B, and C are 8 bit registers. The meanings of various instructions are shown as comments.	2+3 [CO1, CO2]
		MOV B, # 0 ; B ← 0 β - ○	
		MOV C, #8 ; C ←8 (= 8 1000	
		Z: CMP C, # 0 ; compare C with 0	
		JZX ; jump to X if zero flag is set	
		SUB C, #1 ; C ← C - 1	
		RRC A, #1 ; right rotate A through carry by one bit. Thus:	
		; if the initial values of A and the carry flag are and and the carry flag are and the carr	
		; c_0 respectively, their values after the execution of this	
		; if the initial values of A and the carry flag are a_7a_0 and ; c_0 respectively, their values after the execution of this ; instruction will be $c_0a_7a_1$ and a_0 respectively.	
		JC Y ; jump to Y if carry flag is set	
		JMP Z ; jump to Z	
		Y: ADD B, #1 ; B ← B+1	
		JMP Z ; jump to Z	
	1	7 7	
		x:	
		If initial value of register A is A ₀ , the value of register B after the program execution: i. the number of 0 bits in A ₀ ii. the number of 1 bits in A ₀ iii. A ₀ iv. 8	
	(b)	If initial value of register A is A ₀ , the value of register B after the program execution: i. the number of 0 bits in A ₀ ii. the number of 1 bits in A ₀ iii. A ₀ iv. 8	se
		If initial value of register A is A ₀ , the value of register B after the program execution: i. the number of 0 bits in A ₀ ii. the number of 1 bits in A ₀ iii. A ₀ iv. 8 Consider two 8085 memory locations 2000H and 2001H which contain two 8-b numbers. Write an assembly language program using 8085 instruction set to multiple these numbers and store the product at the subsequent memory locations. Also analyse the case where either any or both the multiplicand and multipliers are zero. In such castore 0000H at the respective locations.	se se
Q2	(b)	If initial value of register A is A ₀ , the value of register B after the program execution: i. the number of 0 bits in A ₀ ii. the number of 1 bits in A ₀ iii. A ₀ iv. 8 Consider two 8085 memory locations 2000H and 2001H which contain two 8-b numbers. Write an assembly language program using 8085 instruction set to multiply these numbers and store the product at the subsequent memory locations. Also analyse the case where either any or both the multiplicand and multipliers are zero. In such case	se se

3	(a)	Trace	the digital I be an adde	circuit for 4- er and in what	bit binary adder t condition it wil	-subtractor. W I work as a sub	rite under what condition tractor circuit.	2+3 [CO2]	
_	(b)				iagram of a 4-bit			2+3	
4	(a)	form	at.				ingle precision) IEEE-754	[CO3, CO4]	
	(B)	Con	sider the fol	llowing code s	segment where I	31 and B2 are b	ranch instructions.		
		B1	a++;	< 1000) { 2 == 0) { }	}				
		the seq	while loop uences) for ench taken nch predict	that modifies both branch	instructions B	and B2, response to	d there is no instruction in tual outcome sequence (1) ectively using symbols T he accuracy percentage of lictor for both B1 and B2	: of	
		respectively. (a) Consider a pipeline processor with 4 stages S1 to S4 to execute the following loop:							
_				olina processo	or with 4 stages	S1 to S4 to exe	cute the following loop:	2+3	
Q5	(a)	Co	nsider a pip	peline processo i <= 1000; anoseconds) t	or with 4 stages i++) { II, I by instructions I	S1 to S4 to exec 2, 13, 14) 1 to 14 for stage	cute the following loop: s S1 to S4 are given below	[CO4	
Q5	(a)	Co	nsider a pip	peline processo i <= 1000; anoseconds) b	or with 4 stages i++) { II, I oy instructions I	to I4 for stage	s S1 to S4 are given below	[CO4	
Q5	(a)	Co	nsider a pip r (i = 1; ne taken (n	S1	s2	to I4 for stage	s S1 to S4 are given below	[CO4	
Q5	(a)	Co fo Tin	nsider a pip r (i = 1; ne taken (n	1 <= 1000; anoseconds) b	s2 2 1	to I4 for stage	SS1 to S4 are given below	[CO4	
Q5	(a)	Co fo Tin	nsider a pip r (i = 1; me taken (n	1 <= 1000; anoseconds) b	by instructions II	to I4 for stage S3 1 2 2 2 2	SS1 to S4 are given below S4 2 1 1	[CO4	
Q5	(a)	Co fo Tin	nsider a pip r (i = 1; me taken (n	1 <= 1000; anoseconds) b	by instructions II	to I4 for stage S3 1 2 2 2 2	SS1 to S4 are given below S4 2 1 1	[CO4	
Q5	(b)	Coofe Time III III III III III III III III III I	nsider a pip r (i = 1; me taken (n 2 3 4 me output of structions u ter the b nder ideal c	si se all 5 stages ranch is no conditions:	by instructions II S2 2 1 1 rill be available a as 5 stages and a. Branch instructions II stage of the	s3	SS1 to S4 are given below S4 2 1 1 nanoseconds? kes 2 nanoseconds and rerlapped, i.e., the instruct instruction is complet	all ion ed.	
Q5		Conformation Time In the Internation Internation In the Internation In the Internation Internation In the Internation In the Internation Inte	nsider a pip r (i = 1; me taken (n 2 3 4 me output of n instructions u ter the b nder ideal c) Calculate structions structions structions	si si 2 1 2 FII for i = 3 w on pipeline hase all 5 stages ranch is no conditions:	sy instructions II S2	S3 1 2 2 2 after how many teach stage tations are not over the branch stecutions. Ignore	SS1 to S4 are given below S4 2 1 1 nanoseconds? kes 2 nanoseconds and replanmed, i.e., the instruct	all ion ed.	



मोतीलालनेहरूराष्ट्रीयप्रौद्योगिकीसंस्थानइलाहाबाद

प्रयागराज-211004 (भारत)

Motilal Nehru National Institute of Technology Allahabad Prayagraj - 211 004 (India)

Department of Computer Science & Engineering End Semester, Session 2024-25 (Even)

Programme:

B.Tech. Minor (CSE)

Branch: Other than CSE

Semester: VI

Course Name:

Computer Organization

Course Code:

CSN14001

Max. Marks: 50

Registration No.: | 7 2.5 hours

Time: **Instructions:** 1. Attempt all questions. All parts of a question should be answered in one attempt SEQUENTIALLY. Marks 3+1+4+2 Convert $(14.125)_d$ into 32 bit (single precision) IEEE-754 format where suffix d Q1 (a) denotes decimal number format. Write down the extreme case of NaN and DeNormal Number, respectively. **(b)** Consider the following instruction sequence where registers R1,R2, and R3 are general (c) purpose and MEMORY[X] denotes the content at the memory location X. Instruction Size (bytes) Semantics Instruction 4 $R1 \leftarrow MEMORY[5000]$ MOV R1, (5000) 4 $R2 \leftarrow MEMORY[R3]$ MOV R2, (R3) $R2 \leftarrow R1 + R2$ ADDR2, R1 $MEMORY[R3] \leftarrow R2$ MOV (R3), R2 2 $R3 \leftarrow R3 + 1$ INC R3 2 $R1 \leftarrow R1 - 1$ DEC R1 2 Branch if not zero to the **BNZ 1004** given absolute address Stop HALT Assume that the content of the memory location 5000 is 30, and the content of the register R3 is 4000. The content of each of the memory locations from 4000 to 4010 is 45. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable. After the execution of the program, the content of memory location 4010 is _____ (explain the logic). Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one (d) destination register identifier, and twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 150 instructions, the amount of memory (in bytes) consumed by the program text is _____ calculation). Consider a pipelined processor with 5 stages, Instruction Fetch(IF), Instruction Decode(ID), 4+4+2 Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. Assume that the ID stage merely decodes the Q2(a) instruction and the register read is performed in the EX stage. The EX stage takes one cycle for ADD instruction and the register read is performed in the EX stage, The EX stage takes one cycle for ADD instruction and two cycles for MUL instruction. Ignore pipeline register latencies. Consider the following sequence of 8 instructions:

Please Turn Over

BU.

(B)

175		Pm
(a)	Briefly describe the working and addressing modes of the following 8085 instruction of the following 8085 instruction of the following 8085 instruction of the following figure before the execution of an assembly program in an processor as shown below. The figure depicts the memory locations 3080H and 3 containing the values 05 and 06, respectively. It also exhibits the initial contents general purpose registers along with flag register, program counter (PC) and pointer (SP). [hint: all the contents are in hexadecimal]	8085 081H of the
	A F7 43 FLAG location contents	
	B 32 59 C D XX XX E	
	H XX XX L	-
	PC 1000 3080H 05	
	SP XXXX 3081H 06	
		=
	INITIAL EQU 0000H STKTOP EQU 4FFFH ORG 1000H LXI SP, STKTOP PUSH PSW LXI H, INITIAL LXI D, INITIAL LDA 3080H ADI 00H JZ STORE MOV E, A LDA 3081H ANI FFH JZ STORE	
	MOV C, A BACK: DAD D DCR C	
	JNZ BACK SHLD 3082H XTHL POP PSW PCHL SPHL HLT	
	Write down the contents of the aforesaid registers (if modified by the program determine the contents of the memory locations 3082H and 3083H MEMORY[X] denotes the content at the memory location X]	
	A =, F =, B =, C =, D =	,

E = _____, H = _____, L = _____, PC = _____, SP = _____, MEMORY[3082H] = _____, and MEMORY[3083H] = _____

Please Turn Over

5	(a)	Draw the hardware implementation of direct mapped cache where no. of tag buts - 2. [Note: Use multiplexer(s) and comparator(s)].							
	(b)	What is conflict miss in direct mapped cache?							
	(c)	Fill the missing values in the following table. Assume that memory is byte addressable							
		and associati	and associative mapping is used.						
					Tankster (in	Tag	and the said		
		Main memory size	Cache memory size	Block size	Tag bits (in physical address)	directory size (bits)	comparators required		
		memory size	memory size		physical	Mirectory	rednired combarach		
		memory size	memory	size	physical	Mirectory	required		
		memory size	memory size 16 KB	size 2568	physical address)	Mirectory	required		
		memory size 128KB 32GB	memory size 16 KB 32KB	256B 1KB	physical address)	Mirectory	required		
		memory size	memory size 16 KB 32KB	256B 1KB 1KB	physical address)	Mirectory	required		

***********All the Best*********