# Assignment-5 16-bit MAC


## Vagadia Yash Dinesh

Roll Number:20D070086

Course: EE671 VLSI Design

### Q-1

Designing a 16-bit MAC with two 8-bit numbers as a input and a 16-bit number C as a input, in VHDL and simulating it using a test bench.



Dot diagram of MAC, wire reduction using DADDA scheme. From the 1<sup>st</sup> stage wires are named Colj(i), where j column number and i the index for element in that column.

From stage-2 output are named Wj(i) and same way from stage-3,4,5 as X,Z,Y. These are wires are defined as signals at the start of architecture.

Full adders, Half adder and logarithmic adder entities are defined in *Gates.vhdl* file using the given basic gates.

An 8 cross 8 array of and gates is defined to generate partial product bits.

```
--8*8 array of and gates==stage1 a7, a6, a5,....a0
--- b7, b6, b5, ....b0 index of b will in row and that of in column
 90
          --right most column is col1
 92
93
         --bellow group is for row1
arr00: andgate port map (A=>A(0)
arr01: andgate port map (A=>A(1)
arr02: andgate port map (A=>A(2)
arr03: andgate port map (A=>A(3)
arr04: andgate port map (A=>A(4)
arr05: andgate port map (A=>A(5)
arr06: andgate port map (A=>A(6)
arr07: andgate port map (A=>A(7)
          --bellow group is for row1
                                                                    prod=>Col1(1));
prod=>Col2(1));
prod=>Col3(1));
                                                       B => B(0)
B => B(0)
                                                       B=>B
 96
97
                                                       R=>R(
                                                                    prod=>Co14(1))
                                                                    prod=>Col5(1));
prod=>Col6(1));
                                                       B=>B(0)
                                                    , B=>B(0)
                                                                    prod=>Co17(1)
 99
                                                       B=>B(0)

B=>B(0)
100
                                                                    prod=>Col8(1)):
101
          arr10: andgate port map
arr11: andgate port map
arr12: andgate port map
                                         (A=>A(0)
(A=>A(1)
(A=>A(2)
                                                                    prod=>Co12(2));
102
103
                                                       B => B(1)

B => B(1)
                                                                    prod=>Col3(2));
prod=>Col4(2));
104
                                                       B=>B(
105
          arr13:
                             port map
                                          (A=>A(3)
                   andgate
                                                                    prod=>Col5(
                                         (A=>A(4)
(A=>A(5)
(A=>A(6)
(A=>A(7)
                                                                    prod=>Col6(2));
prod=>Col7(2));
prod=>Col8(2));
106
107
          arr14: andgate port map arr15: andgate port map
                                                       B => B(1)
B => B(1)
108
                             port
                   andgate
109
110
          arr17: andgate port map
                                                       B=>B(1)
                                                                    prod=>Co19(1))
                                         (A=>A(0)
(A=>A(1)
(A=>A(2)
(A=>A(3)
          arr20: andgate port map
                                                                    prod=>Col4(3));
prod=>Col5(3));
112
113
          arr21: andgate port map arr22: andgate port map
                                                       B => B(2)

B => B(2)
                   andgate port map
                                                                    prod=>Co16(3))
                                                       B=>B(
                                         (A=>A(4)
(A=>A(5)
(A=>A(6)
(A=>A(7)
                                                                    prod=>Col7(
115
          arr24: andgate port map
                                                       B=>B(
116
          arr25: andgate port map arr26: andgate port map
                                                       B \Rightarrow B(2)
B \Rightarrow B(2)
                                                                    prod=>Co18(3));
                                                                    prod=>Co19(
                                                                 , prod=>Col9(2));
, prod=>Col10(1));
          arr27: andgate port map
 119
 120
                                                        (A=>A(0), B=>B(3), prod=>Col4(4));
               arr30: andgate port map
                                                                                       , prod=>Col5(4));
, prod=>Col6(4));
                                                                      , B=>B(3)
 121
               arr31: andgate port map
                                                        (A=>A(1)
                                                                          B=>B(3)
 122
                                                        (A=>A(2)
               arr32: andgate port map
                                                                       ,
                                                        (A=>A(3) , B=>B(3)
(A=>A(4) , B=>B(3)
(A=>A(5) , B=>B(3)
(A=>A(6) , B=>B(3)
                                                                                       , prod=>Col7(4));
, prod=>Col8(4));
 123
               arr33: andgate port map
 124
               arr34: andgate port map
 125
              arr35: andgate port map
                                                                                       , prod=>Col9(3));
                                                                                       , prod=>Collo(2));
 126
               arr36: andgate port map
 127
               arr37: andgate port map
                                                        (A=>A(7), B=>B(3)
                                                                                        , prod=>Col11(1));
 128
 129
               arr40: andgate port map
                                                        (A=>A(0)
                                                                          B=>B(4)
                                                                                       , prod=>Col5(5));
, prod=>Col6(5));
                                                                      ,
                                                                          B=>B(4)
 130
                                                        (A=>A(1)
              arr41: andgate port map
                                                                       ,
                                                        (A=>A(2)
                                                                                        , prod=>Co17(5));
                                                                          B=>B(4)
 131
               arr42: andgate port map
                                                       (A=>A(3), B=>B(4)
(A=>A(4), B=>B(4)
(A=>A(5), B=>B(4)
(A=>A(6), B=>B(4)
(A=>A(6), B=>B(4)
                                                                       ,
                                                                                       , prod=>Col8(5));
, prod=>Col9(4));
 132
              arr43: andgate port map
 133
               arr44: andgate port map
                                                                                       , prod=>Col10(3));
, prod=>Col11(2));
 134
              arr45: andgate port map
 135
               arr46: andgate port map
                                                        (A=>A(7),
               arr47: andgate port map
                                                                          B=>B(4)
 136
                                                                                           prod=>Col12(1));
 137
                                                        (A=>A(0),
 138
               arr50: andgate port map
                                                                          B=>B(5) , prod=>Co[6(6));
                                                        (A=>A(1))
(A=>A(2))
 139
               arr51: andgate port map
                                                                          B=>B(5)
                                                                                        , prod=>Col7(6));
                                                                       ,
                                                                          B=>B(5)
                                                                                        , prod=>Col8(6));
 140
               arr52: andgate port map
                                                                       ,
                                                        (A=>A(3)
(A=>A(4)
(A=>A(5)
(A=>A(6)
                                                                          B=>B(5)
B=>B(5)
B=>B(5)
B=>B(5)
 141
                                                                                           prod=>Co19(5));
               arr53: andgate port map
                                                                       ,
                                                                                        , prod=>Col10(4));
, prod=>Col11(3));
              arr54: andgate port map
 142
 143
               arr55: andgate port map
                                                                      ,
                                                                                        , prod=>Col12(2));
 144
               arr56: andgate port map
                                                                      ,
 145
                                                        (A=>A(7),
               arr57: andgate port map
                                                                          B=>B(5)
                                                                                       , prod=>Col13(1));
```

```
arr60: andgate port map (A=>A(0), B=>B(6), prod=>Col7(7)); arr61: andgate port map (A=>A(1), B=>B(6), prod=>Col8(7)); arr62: andgate port map (A=>A(2), B=>B(6), prod=>Col9(6)); arr63: andgate port map (A=>A(3), B=>B(6), prod=>Col10(5)); arr64: andgate port map (A=>A(4), B=>B(6), prod=>Col11(4)); arr65: andgate port map (A=>A(5), B=>B(6), prod=>Col12(3)); arr66: andgate port map (A=>A(6), B=>B(6), prod=>Col13(2)); arr67: andgate port map (A=>A(7), B=>B(6), prod=>Col14(1));
147
148
149
150
151
152
153
154
155
156
                                   arr70: andgate port map (A=>A(0) , B=>B(7) , prod=>Col8(8));
arr71: andgate port map (A=>A(1) , B=>B(7) , prod=>Col9(7));
157
                                  arr71: andgate port map (A=>A(1) , B=>B(7) , prod=>Co19(7), arr72: andgate port map (A=>A(2) , B=>B(7) , prod=>Co110(6)); arr73: andgate port map (A=>A(3) , B=>B(7) , prod=>Co111(5)); arr74: andgate port map (A=>A(4) , B=>B(7) , prod=>Co112(4)); arr75: andgate port map (A=>A(5) , B=>B(7) , prod=>Co113(3)); arr76: andgate port map (A=>A(6) , B=>B(7) , prod=>Co114(2)); arr77: andgate port map (A=>A(7) , B=>B(7) , prod=>Co115(1));
158
159
160
161
162
163
```

#### b.

Then Half adders and full adders are used for wire reduction as shown in dot diagram.

```
--stage2 ha16: HALF_ADDER port map (A=>C(\frac{5}{1}), B=>Col6(\frac{1}{1}), C=>W7(\frac{2}{1}); --haij i is stage and j is column
166
167
            169
170
171
172
173
174
175
176
177
178
179
            fa18: Full_Adder port map (A=>C(7), B=>Co18(1), Cin=>Co18(2), S=>W8(1), Cout=>W9(2));
fa18ii: Full_Adder port map (A=>Co18(3), B=>Co18(4), Cin=>Co18(5), S=>W8(3), Cout=>W9(4));
ha18: HALF_ADDER port map (A=>Co18(6), B=>Co18(7), S=>W8(5), C=>W9(6));
            fa19: Full_Adder port map (A=>C(8), B=>Co19(1), Cin=>Co19(2), S=>W9(1), Cout=>W10(2)); ha19: HALF_ADDER port map (A=>Co19(3), B=>Co19(4), S=>W9(3), C=>W10(4)); fa19ii: Full_Adder port map (A=>Co19(5), B=>Co19(6), Cin=>Co19(7), S=>W9(5), Cout=>W10(5));
             fa110: Full_Adder port map (A=>C(9), B=>Col10(1), Cin=>Col10(2), S=>W10(1), Cout=>W11(2)); fa110ii: Full_Adder port map (A=>Col10(3), B=>Col10(4), Cin=>Col10(5), S=>W10(3), Cout=>W11(3));
180
181
            fal11: Full_Adder port map (A=>C(10), B=>Coll1(1), Cin=>Coll1(2), S=>W11(1), Cout=>W12(1));
182
             ha24: HALF_ADDER port map (A=>C(3), B=>Col4(1), S=>X4(1), C=>X5(2));
185
186
             fa25: Full_Adder port map (A=>C(4), B=>Col5(1), Cin=>Col5(2), S=>X5(1), Cout=>X6(2)); ha25: HALF_ADDER port map (A=>Col5(3), B=>Col5(4), S=>X5(3), C=>X6(4));
187
188
189
             191
              fa27: Full_Adder port map (A=>W7(1), B=>W7(2), Cin=>W7(3), S=>X7(1), Cout=>X8(2)); fa27ii: Full_Adder port map (A=>Col7(5), B=>Col7(6), Cin=>Col7(7), S=>X7(3), Cout=>X8(4));
193
194
195
              fa28: Full_Adder port map (A=>W8(1), B=>W8(2), Cin=>W8(3), S=>X8(1), Cout=>X9(2)); fa28ii: Full_Adder port map (A=>W8(4), B=>W8(5), Cin=>Col8(8), S=>X8(3), Cout=>X9(4));
197
              fa29: Full_Adder port map (A=>W9(1), B=>W9(2), Cin=>W9(3), S=>X9(1), Cout=>X10(2)); fa29ii: Full_Adder port map (A=>W9(4), B=>W9(5), Cin=>W9(6), S=>X9(3), Cout=>X10(4));
199
200
201
202
              fa210: Full_Adder port map (A=>W10(1), B=>W10(2), Cin=>W10(3), S=>X10(1), Cout=>X11(2));
fa210ii: Full_Adder port map (A=>W10(4), B=>W10(5), Cin=>Coll0(6), S=>X10(3), Cout=>X11(4));
203
204
205
206
              fa211: Full_Adder port map (A=>W11(1), B=>W11(2), Cin=>W11(3), S=>X11(1), Cout=>X12(2));
fa211ii: Full_Adder port map (A=>Col11(3), B=>Col11(4), Cin=>Col11(5=), S=>X11(3), Cout=>X12(4));
207
208
              fa212: Full_Adder port map (A=>C(11), B=>Col12(1), Cin=>Col12(2), S=>X12(1), Cout=>X13(2));
fa212ii: Full_Adder port map (A=>Col12(3), B=>Col12(4), Cin=>W12(1), S=>X12(3), Cout=>X13(3));
209
210
              fa213: Full_Adder port map (A=>C(<mark>12</mark>), B=>Col13(<mark>1</mark>), Cin=>Col13(<mark>2</mark>), S=>X13(<mark>1</mark>), Cout=>X14(<mark>1</mark>));
```

```
213
                    -stage4
                 ha33: HALF_ADDER port map (A=>C(2), B=>Col3(1), S=>Z3(1), C=>Z4(2));
                             Full_Adder port map
Full_Adder port map
Full_Adder port map
                                                                                               B=>Col4(2), Cin=>Col4(3), S=>Z4(1), Cout=>Z5(2));
B=>X5(2), Cin=>X5(3), S=>Z5(1), Cout=>Z6(2));
B=>X6(2), Cin=>X6(3), S=>Z6(1), Cout=>Z7(2));
216
                                                                         (A=>X4(1),
217
                                                                         (A=>X5(1), (A=>X6(1),
                 fa35:
                 fa36: Full_Adder
219
220
                 fa37: Full_Adder
                                                                           A = > X7(1)
                                                                                                B=>X7(2
                                                                                                               (3), Cin=>X7(3),
                                                                                                                                                                     Cout=>Z8
                 fa38: Full_Adder port map
fa39: Full_Adder port map
fa310: Full_Adder port map
                                                                         (A=>X8(1), B=>X8(2),
(A=>X9(1), B=>X9(2),
(A=>X10(1), B=>X10(
                                                                                                    =>X8(2), Cin=>X8(3), S=>Z8(1),
=>X9(2), Cin=>X9(3), S=>Z9(1),
B=>X10(2), Cin=>X10(3), S=>Z1(
                                                                                                                                                                     Cout=>Z9(
221
                                                                                                                                                                   Cout=>Z10(2)
                                                                                                                            Cin=>X10(3), S=>Z10(1), Cout=>Z11(2)
                                                       port map
                                                                          (A=>X11(1), B=>X11(2), Cin=>X11(3), S=>Z11(1), Cout=>Z12(2));

(A=>X12(1), B=>X12(2), Cin=>X12(3), S=>Z12(1), Cout=>Z13(2));

(A=>X13(1), B=>X13(2), Cin=>X13(3), S=>Z13(1), Cout=>Z14(2));

(A=>X14(1), B=>C(13), Cin=>C0114(1), S=>Z14(1), Cout=>Z15(1));
                 fa311: Full_Adder port map
fa312: Full_Adder port map
fa313: Full_Adder port map
223
224
225
226
                 fa314: Full_Adder port map
227
228
229
                ha42: HALF_ADDER port map (A=>C(1), B=>Col2(1), S=>Y2(1), C=>Y3(2));
230
231
                                                                         (A=>Z3(1), B=>Col3(2), Cin=>Col3(3), S=>Y3(1), Cout=>Y4(2)); (A=>Z4(1), B=>Z4(2), Cin=>Col4(4), S=>Y4(1), Cout=>Y5(2)); (A=>Z5(1), B=>Z5(2), Cin=>Col5(5), S=>Y5(1), Cout=>Y6(2));
                 fa43: Full_Adder port map
fa44: Full_Adder port map
232
233
                 fa45: Full_Adder
                                                                                                                                                                     Cout=>Y7(2))
234
235
                                                                                               B=>Z6(2), Cin=>X6(4), S=>Y6(1),
B=>Z7(2), Cin=>X7(4), S=>Y7(1),
B=>Z8(2), Cin=>X8(4), S=>Y8(1),
                                                                                                B=>Z6(2
                 fa46: Full_Adder port map
fa47: Full_Adder port map
                                                                         (A=>Z6(1),
                                                                         (A=>Z7(1), (A=>Z8(1),
                                                                                                                                                                     Cout=>Y8(2
                 fa48: Full_Adder port map
                                                                                                                                                                     Cout=>Y9
                                                                           A=>Z8(1), B=>Z9(2), Cin=>X9(4), S=>Y9(1), Cout=>Y10(2));

(A=>Z10(1), B=>Z10(2), Cin=>X10(4), S=>Y10(1), Cout=>Y11(2));

(A=>Z11(1), B=>Z11(2), Cin=>X11(4), S=>Y11(1), Cout=>Y12(2));

(A=>Z12(1), B=>Z12(2), Cin=>X12(4), S=>Y12(1), Cout=>Y13(2));
                 fa49: Full_Adder port map (fa410: Full_Adder port map fa411: Full_Adder port map
                                                                         (A=>Z9(1),
237
238
239
                 fa412: Full_Adder port map
fa413: Full_Adder port map
fa414: Full_Adder port map
240
                                                                           (A=>Z13(1), B=>Z13(2), Cin=>Coll3(3), S=>Y13(1), Cout=>Y14(2))
(A=>Z14(1), B=>Z14(2), Cin=>Coll4(2), S=>Y14(1), Cout=>Y15(2))
(A=>Z15(1), B=>Coll5(1), Cin=>C(14), S=>Y15(1), Cout=>Y16(1));
241
                                                                                                                                                                                    Cout=>Y15(2))
                 fa415: Full_Adder port map
```

**c.** At finally 16-bit logarithmic adder is used from assignment-4 to final answer. From DUT final product and Carry is output.

There are 4 files in the project made in Quartus-MAC, DUT, Testbench and Gates In MAC, structural code is written, DUT is for test the device.


Tracefile.txt (in which input combinations are written) is generated using python *tracefile.py* I am using 20 random combinations of inputs for verification and a max value.

For an input—10101100000001111010001110011110 and output-01010100001010010 In simulation it starts at **247 ns** and settles at **249.8 ns**, so **2.8 ns** delay to generate final output.

```
6
7
8
12
     ⊟architecture DutWrap of DUT is
          component MAC is
port (A, B: in std_logic_vector(7 downto 0); C: in std_logic_vector(15 downto 0);
    Product: out std_logic_vector(15 downto 0); Cout: out std_logic);
13
14
15
16
17
18
19
          end component;
     begin
          -- input/output vector element ordering is critical,
20
21
22
23
24
25
26
27
28
29
           -- and must match the ordering in the trace file!
          add_instance: MAC
                  port map (
                         A => input_vector(31 downto 24),
B => input_vector(23 downto 16),
C => input_vector(15 downto 0),
                         Cout => output_vector(16),
Product => output_vector(15 downto 0)
30
                         ): -- order of inputs ABC
                                                         DUT code
112
               -- wait for the circuit to settle
113
               wait for 9 ns:
114
115
               -- check output.
                      output_comp_var := (to_std_logic_vector(output_mask_var) and
116
               (output_vector xor to_std_logic_vector(output_vector_var)));
if (output_comp_var /= zzzz) then
    write(OUTPUT_LINE, to_string("ERROR: line "));
117
118
119
                          write(OUTPUT_LINE, LINE_COUNT);
writeline(OUTFILE, OUTPUT_LINE);
120
121
                          err_flag := true;
122
123
124
                      end if;
                      write(OUTPUT_LINE, to_bit_vector(input_vector));
write(OUTPUT_LINE, to_string(" "));
write(OUTPUT_LINE, to_bit_vector(output_vector));
writeline(OUTFILE, OUTPUT_LINE);
125
126
127
128
129
130
               -- advance time by 4 ns.
              wait for 4 ns;
end loop;
131
132
133
              assert (err_flag) report "SUCCESS, all tests passed." severity note;
134
              assert (not err_flag) report "FAILURE, some tests failed." severity error;
135
136
137
              wait;
138
           end process;
139
           dut_instance: DUT
140
                 port map(input_vector => input_vector, output_vector => output_vector);
141
                                               Testbench code
```

Output file is generated at simulation/modelsim/output.txt


All the cases passed for the given random combination of input with no error.



 $00010100011110100110001010001010 \ 00110110000010010$ 01000010100010110010100011010010 00100110010101000 10010010100101101000000111010001 01101011101011101 00111001010100001000011010000011 01001100001010011  $01100110011001100100100111101011 \ 00111001010001111$ 001111011111011011111010010010110 10010111100110100 11010011000100001010111101111001 0101111001010101  $00101101100100111101110011101100 \ 0111101101101000011$  $00100001110010010011100100011001 \ 00101001100000010$  $10101100000001111010001110011110 \ 01010100001010010$ 

outputs.txt - Notepad

Edit



#### **RTL** simulation

