


Simulation Steps for using Mentor Graphics

Schematic Design:

- ❖ Create a folder (to save your designs).
- ❖ Right click on **Desktop** (or inside your folder) → select **open in Terminal**, then type the following commands
 - `cd`
 - `csh`
 - `source /home/MentorGraphics/cshrc/hep.cshrc`
 - `sedit` (to open Schematic editor)
- ❖ **S-Edit** window will open, minimize **open in terminal** window (do not close it)
- ❖ Create new Library:
 - In **S-Edit** window, go to **File** → **New** → **New Library**, click on browse icon to select your **Folder** to save library → give library name (for example: inverter) → **OK**





- ❖ Add following Libraries to your library
 - i. **Generic_250nm_Devices**
 - ii. **Misc**
 - iii. **SPICE_Sources**
 - iv. **SPICE_Measure**
 - v. **SPICE_Plot**

- ❖ To add **Generic_250nm_Devices** library

- Right click on your **Library Name** → click on **Add library**, click on browse icon to select **Generic_250nm_Devices** library from the following path.

root → Tanner_EDA → Tanner_Tools_v2018.3 → Process → Generic_250nm → Generic_250nm_Devices → OK





❖ To add **Misc** library

- Right click on your **Library Name** → click on **Add library**, click on browse icon to select **Misc** library from the following path.

root → **Tanner_EDA** → **Tanner_Tools_v2018.3** → **Process** → **Standard_Libraries** → **Misc** → **OK**

❖ To add **SPICE_Sources** library

- Right click on your **Library Name** → click on **Add library**, click on browse icon to select **SPICE_Sources** library from the following path.

root → **Tanner_EDA** → **Tanner_Tools_v2018.3** → **Process** → **Standard_Libraries** → **SPICE_Sources** → **OK**

❖ To add **SPICE_Plot** library

- Right click on your **Library Name** → click on **Add library**, click on browse icon to select **SPICE_Plot** library from the following path.

root → **Tanner_EDA** → **Tanner_Tools_v2018.3** → **Process** → **Standard_Libraries** → **SPICE_Plot** → **OK**

❖ To add **SPICE_Measure** library

- Right click on your **Library Name** → click on **Add library**, click on browse icon to select **SPICE_Measure** library from the following path.

root → Tanner_EDA → Tanner_Tools_v2018.3 → Process → Standard_Libraries
→ SPICE_Measure → OK


To create schematic:


- ❖ In S-Edit window, go to Cell → New View (press **n** from the keyboard), give cell name → OK

Library → inverter (for example)


Cell → inv (for example)

View Type → Schematic





- press **Home** key in the keyboard to **fit the design** into window.
- use **scroll** to **zoom in** and **zoom out** schematic window.
- ❖ **To place devices (pMOS, nMOS) on schematic window:**
 - Select **Generic_250nm_Devices** library & then select devices (pMOS or nMOS)
→ right click on the device → select **Instance** → place it (left click) on the schematic window → click on done (or press **Esc** key in the keyboard)



- press **r** key from the keyboard to rotate device
- press **v** key from the keyboard flip device vertically
- press **h** key from the keyboard to flip device horizontally


❖ To place Vdd, GND on schematic window:

- Select **Misc library** & then select **Vdd** → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (or press **Esc** key in the keyboard)
- Select **Misc library** & then select **GND** → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)

❖ To place terminals on schematic window:

- Select **In port** for input terminal
- Select **Out port** for output terminal

❖ Click on **Wire** & do the necessary connections.



❖ To verify the design, go to **Tools** → **Design check** → **View**

Simulation:


Transient Analysis:

❖ For Schematic window add voltage sources

➤ Add **Vpulse** to input terminal

- Select **SPICE_Sources** library → select **Vpulse** symbol → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)
- Select **Vpulse** source on the schematic window → Change its properties

Fall Time	1ns
Rise Time	1ns
Pulse Width	10ns
Period	20ns



➤ Add **Vdc** to Vdd terminal


- Select **SPICE_Sources** library → select **vdc** symbol → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)

❖ Click on **Wire** & do the necessary connections.

❖ **For Schematic window add plot icon**

➤ Add **voltage plot** symbol

- Select **SPICE_plot** library → select **V_VoltagePrint** symbol → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)




❖ For Schematic window add measure icon

➤ Add rise time and fall time symbol

- Select **SPICE_Measure** library → select **TRAN_FallTime** symbol → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)
- Select **SPICE_Measure** library → select **TRAN_RiseTime** symbol → right click on the symbol → select **Instance** → place it (left click) on the schematic window → click on done (press **Esc** key in the keyboard)
- Click on **Wire** & connect **TRAN_FallTime** and **TRAN_RiseTime** icon
- Select net label → place it in the terminal
- Change the properties of rise time and fall time symbol

MaxVoltage	5
MeasureName	Rise_time
MeasureName	fall_time



❖ Go to **Tools** → **Design Check** → **View**.


❖ Go to **setup** → **SPICE Simulation**

➤ **Select General**

- Enable waveform voltage probing → **True**
- Click on browse icon to select library from the following path.


root → **Tanner_EDA** → **Tanner_Tools_v2018.3** → **Process** → **Generic_250nm** → **Models** → **Generic_250nm.lib** → **OK**

Click on the **library path**, at the end give space & type **TT**




❖ **Select Transient / Fourier Analysis** → click on the square to the left of Transient / Fourier Analysis and give following parameters.

Stop Time	100ns
Maximum time step	1ns




- ❖ Click **OK**.
- ❖ Click on **Start Simulation**, waveform window will be open.



DC Analysis:

- ❖ In Schematic window remove **Vpulse** from the input terminal and add **Vdc** to input terminal.
- ❖ Select **Vdc** and change its **properties** (remove voltage value and give parameter name **x**).




❖ Go to **setup** → **SPICE Simulation**

❖ Select **Parameter** → click on Add SPICE Option (square icon on the right side) → give following parameters

Name → **x** (for example)


Value → **5**

Click on **ok**




- ❖ **Select DC Sweep Analysis** → click on the square to the left of DC Sweep Analysis (**de-select Transient / Fourier Analysis**) and give following parameters.

Source or Parameter Name	x
Start value / List of Points	0
Stop Value	5
Step/ No of Points	0.01
Sweep Type	lin



❖ Click OK.

❖ Click on **Start Simulation**, waveform window will be open.




Layout Design:

❖ Go to **setup** → **SPICE Simulation**

❖ Select **General**


Remove the library files → **OK**

❖ Go to S-Edit window (schematic circuit), **File** → **Export** → **Export SPICE**




❖ **Browse your folder** → **save** (don't change any other parameters) → **Export**


(File format should be **.sp** file)




- ❖ Close S-Edit window
- ❖ Type **ledit** in **open in Terminal** window
- ❖ **L-Edit** window will open, minimize **open in terminal** window
- ❖ In L-Edit window, go to **File** → **New** → **Design**




- ❖ In New Design window give the following parameters
 - Name → **inv_lay** (for example)
 - Path → browse your folder
 - Technology reference → OpenAccess referenced libraries → ok




- ❖ Setup Technology Reference window will open, select **Generic_250nm_Devices** → **include** → **OK**



- ❖ Go to **Cell** → **New**, give the following parameters
 Cell name → **inv (for example)** (don't change any other parameters)
 (Provide cell name same as the schematic design cell name)



❖ In SDL navigator window, click on **Load Netlist**





❖ Go to **Netlist** tab give the following parameters


- Select **.sp** file from your folder
- File format → T-Spice

❖ Go to **Layout** tab give the following parameters


- **Layer** → Metall1: drawing
- **Size** → 0.250 Microns → **OK**.




❖ Layout of pMOS and nMOS transistor are placed on layout editor window




➤ Select both devices and click on **Align Horizontal Centre** icon




➤ In SDL navigator window, click on **Route All** icon



- ❖ Save the layout design
- ❖ Go to **File** → **Export Mask Data** → **GDSII**



- ❖ Save file as **inv.gds** (for example) in your folder (don't change any other parameters)
- ❖ Export




DRC (Design Rule Check):


❖ In the layout window, click on **Run Calibre DRC** icon

➤ Click on rules → browse rules file from library


**root → Tanner_EDA → Tanner_Tools_v2018.3 → Process → Generic_250nm
→ Rules → calibre → Generic_250nm_DRC.cal → ok**



- Click on **Inputs** → de-select **export from layout viewer** → browse layout file from your folder, (**inv.gds** file) → **ok**
- Click on **Run DRC**.



❖ DRC result window will open → if errors debug it.




LVS (Layout vs Schematic):

❖ In the layout window, click on **Run Calibre LVS** icon


➤ Click on rules → browse rules file from library

**root → Tanner_EDA → Tanner_Tools_v2018.3 → Process → Generic_250nm
→ Rules → calibre → Generic_250nm_LVS.cal → ok**





➤ **Click on Inputs**

- Go to Layout tab → de-select **export from layout viewer** → browse layout file from your folder, (**inv.gds** file)



- Go to Netlist tab → Browse netlist file from your folder (.sp file) → **Add** → **OK**






➤ Click on Run LVS.

PEX (Parasitic Extraction):

❖ In the layout window, click on Run Calibre PEX icon


➤ Click on rules → browse rules file from library

root → Tanner_EDA → Tanner_Tools_v2018.3 → Process → Generic_250nm → Rules → calibre → Generic_250nm_xRC.cal → ok




➤ Click on Inputs


- Go to layout tab → de-select **export from layout viewer** → browse layout file from your folder, (**inv.gds** file)



- Go to netlist tab → Browse netlist file from your folder (.sp file) → **Add** → **OK**



➤ Click on Run PEX.



PART – A Analog Design


Experiment No: 01

- a. Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of inverter with $W_n = W_p$, $W_n = 2W_p$, $W_n = W_p/2$ and length at selected technology. Carry out the following:
 - i. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and time period of 20ns and plot the input voltage and output voltage of designed inverter?
 - ii. From the simulation results compute t_{pHL} , t_{pLH} and t_d for all three geometrical settings of width?

Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?

- b. Draw layout of inverter with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRC and LVS, extract parasitic. Record the observations.

Schematic diagram:




Case 1: $W_n = W_p = 1.5\mu$

Case 2: $W_n = 2W_p$, $W_n = 1.5\mu$, $W_p = 0.75\mu$

Case 3: $W_n = W_p/2$, $W_n = 1.5\mu$, $W_p = 3\mu$

Simulation:

Transient analysis:




Input A (Vpulse Properties):

Fall Time	1ns
Rise Time	1ns
Pulse Width	10ns
Period	20ns

Transient Analysis parameters:

Stop Time	60ns
Maximum time step	1ns


Transient analysis Waveform:

Delay tabulation for different width of pMOS and nMOS transistor.

Transistor Width	MOSFET	Width	t_{pHL}	t_{pLH}	t_d
$W_n = W_p$	pMOS	$1.5\mu m$	670.0519ps	907.7724ps	788.9121ps
	nMOS	$1.5\mu m$			
$W_n = 2W_p$	pMOS	$0.75\mu m$	643.1437ps	1329.5ps	986.3218ps
	nMOS	$1.5\mu m$			
$W_n = W_{p/2}$	pMOS	$3\mu m$	725.2264ps	625.0963ps	675.1613ps
	nMOS	$1.5\mu m$			

Therefore, the best geometry for minimum delay is:

$$W_n = W_{p/2}, W_n = 1.5\mu, W_p = 3\mu$$

DC Analysis:**Parameters:**

Parameter 1 for voltage source connected to input terminal A

Name → **x**

Value → **5**

Parameter 2 for width of pMOS transistor

Name → **w**

Value → **3u**

Parameter Properties:

Parameter 1 for voltage source


Source or Parameter Name	x
Start value / List of Points	0
Stop Value	5
Step/ No of Points	0.01
Sweep Type	lin

Parameter 2 for width of pMOS

Source or Parameter Name	w
Start value / List of Points	0.75u
Stop Value	3u
Step/ No of Points	0.75u
Sweep Type	lin

DC Characteristics:




Layout Diagram:

Experiment No: 02

- Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment 1. Verify the functionality of NAND gate and also find out the delay t_d for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.
- Draw layout of NAND with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRC and LVS, extract parasitic. Record the observations.

Schematic diagram:




Case 1: $W_p = 3\mu$

Case 2: $W_p = 6\mu$ (Drive strength = 2X)


Case 3: $W_p = 12\mu$ (Drive strength = 4X)

Transient Analysis parameters:

Stop Time	60ns
Maximum time step	1ns

Transient analysis Waveform:**Delay tabulation for different drive strength:**

NAND Gate	MOSFET	Width	t_{pHL}	t_{pLH}	t_d
NAND2X1	pMOS	$3\mu\text{m}$	736.950ps	753.616ps	676.4925ps
	nMOS	$1.5\mu\text{m}$			
NAND2X2	pMOS	$6\mu\text{m}$	754.126ps	705.024ps	582.8179ps
	nMOS	$1.5\mu\text{m}$			
NAND2X4	pMOS	$12\mu\text{m}$	818.778ps	537.099ps	547.1139ps
	nMOS	$1.5\mu\text{m}$			

DC Analysis:**Parameters:**

Parameter 1 for voltage source connected to input terminals A and B

Name → **x**

Value → **5**

Parameter 2 for width of pMOS transistors

Name → **w**

Value → **12u**

Parameter Properties:

Parameter 1 for voltage source


Source or Parameter Name	x
Start value / List of Points	0
Stop Value	5
Step/ No of Points	0.01
Sweep Type	lin


Parameter 2 for width of pMOS



Source or Parameter Name	w
Start value / List of Points	3u
Stop Value	12u
Step/ No of Points	3u
Sweep Type	lin

DC Characteristics:

Case 1: A changes (0V to 5V), B = 5V



Case 2: A&B changes (0V to 5V)

Case 3: $A = 5V$, B changes (0V to 5V)**Layout Diagram:**

PART – B Digital Design


Experiment No: 01

Write Verilog code for 4-bit up/down asynchronous reset counter and verify the functionality using test bench

Perform the above for 32-bit up/down counter

4-bit up/down asynchronous reset counter:

Block Diagram:



Verilog Code:

```
module udcouter (clk, reset, up_down, q);
    input clk, reset, up_down;
    output [3:0] q;
    reg [3:0] temp;

    always @ (posedge clk or posedge reset)
    begin
        if (reset)
            temp = 4'd0;
        else if (up_down == 1)
            temp = temp + 1'b1;
        else
            temp = temp - 1'b1;
    end
endmodule
```

```

        end
    assign q = temp;
endmodule


```

Stimulus Block / Test bench:

```

module udcounter_tb;
    reg clk, reset, up_down;
    wire [3:0] q;
    udcounter uut (clk, reset, up_down, q);
initial
    begin
        clk = 0;
        forever #5 clk = ~clk;
    end
initial
    begin
        reset = 1;
        #20 reset = 0; up_down = 0;
        #100 reset = 0; up_down = 1;
    end
end
endmodule

```

32-bit up/down asynchronous reset counter:**Block Diagram:**

Verilog Code:

```
module udcouter (clk, reset, up_down, q);
    input clk, reset, up_down;
    output [31:0] q;
    reg [31:0] temp;

    always @ (posedge clk or posedge reset)
        begin
            if (reset)
                temp = 32'd0;
            else if (up_down == 1)
                temp = temp + 1'b1;
            else
                temp = temp - 1'b1;
            end
    assign q = temp;
endmodule
```

Stimulus Block / Test bench:

```
module udcouter_tb;
    reg clk, reset, up_down;
    wire [31:0] q;
    udcouter uut (clk, reset, up_down, q);

    initial
        begin
            clk = 0;
            forever #5 clk = ~clk;
        end


    initial
        begin
            reset = 1;
        end
endmodule
```

```
        #20 reset = 0; up_down = 0;
        #100 reset = 0; up_down = 1;
    end
endmodule
```

Experiment No: 02

Write Verilog code for 4-bit adder and verify its functionality using test bench.

Block Diagram:



Verilog code:

```

module adder_4bit (a, b, cin, s, cout);
    input [3:0] a, b;
    input cin;
    output [3:0] s;
    output cout;
    wire c1, c2, c3;
    full_adder fa0 (a[0], b[0], cin, s[0], c1);
    full_adder fa1 (a[1], b[1], c1, s[1], c2);
    full_adder fa2 (a[2], b[2], c2, s[2], c3);
    full_adder fa3 (a[3], b[3], c3, s[3], cout);
endmodule

```

```
module full_adder(a, b, c, sum, carry);  
input a, b, c;  
output sum, carry;  
    assign sum = a ^ b ^ c;  
    assign carry = (a & b) | (b & c) | (a & c);  
endmodule
```

Stimulus Block / Test bench:


```
module adder_4bit_tb;  
reg [3:0] a, b;  
reg cin;  
wire [3:0] s;  
wire cout;  
adder_4bit uut (a, b, cin, s, cout);  
initial  
    begin  
        a = 0; b = 0; cin = 0;  
        #100 a = 2; b = 3; cin = 0;  
        #100 a = 12; b = 6; cin = 1;  
    end  
endmodule
```


Experiment No: 03

Write Verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling. Perform functional verification using test bench

32-bit ALU using CASE statement:

Block Diagram:



Verilog Code:

```
module alu_32bit_case (a, b, opcode, y);
    input [31:0] a;
    input [31:0] b;
    input [2:0] opcode;
    output reg [31:0] y;
    always @ (a, b, opcode)
    begin
        case(opcode)
            3'b000: y = a & b;
            3'b001: y = a | b;
            3'b010: y = ~(a & b);
            3'b011: y = ~(a | b);
            3'b100: y = a + b;
            3'b101: y = a - b;
            3'b110: y = a * b;
```

```
        default: y = 32'bx;
    endcase
end
endmodule
```

Test bench:

```
module alu_32bit_case_tb;
    reg [31:0] a;
    reg [31:0] b;
    reg [2:0] opcode;
    wire [31:0] y;
    alu_32bit_case uut (a, b, opcode, y);
    initial
        begin
            a = 32'h00000000;
            b = 32'hFFFFFFFF;
            #10 opcode = 3'b000;
            #10 opcode = 3'b001;
            #10 opcode = 3'b010;
            #10 opcode = 3'b100;
        end
endmodule
```

32-bit ALU using CASE statement:**Verilog Code:**

```
module alu_32bit_case(a,b,opcode,y);
    input [31:0] a;
    input [31:0] b;
    input [2:0] opcode;
    output reg [31:0] y;
    always @ (a, b, opcode)
```


```
begin
if (opcode == 3'b000)
    y = a & b;           // AND Operation
else if (opcode == 3'b001)
    y = a | b;           // OR Operation
else if (opcode == 3'b010)
    y = a + b;           // Addition
else if (opcode == 3'b011)
    y = a - b;           // Subtraction
else if (opcode == 3'b100)
    y = a * b;           // Multiply
else
    y = 32'bx;
end
endmodule
```

Experiment No: 04

Write Verilog code for Flip-flops and verify its functionality using test bench.

a. SR Flip-flop

Block Diagram:



Truth Table:

INPUTS			OUTPUTS	
clk	s	r	q	qb
0, 1, ↓	X	X	X	X
↑	0	0	q	qb
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	invalid	invalid

Verilog Code:

```

module sr_ff (clk, s, r, q, qb);
  input clk, s, r;
  output q, qb;
  reg q, qb;
  always @ (posedge clk)
    begin
      case ({s, r})
        2'b00: q = q;
        2'b01: q = 0;
        2'b10: q = 1;
      endcase
    end
endmodule

```

```
                2'b11: q = 1'bz;

            endcase


            qb = ~ q;

        end

    endmodule
```

Stimulus Block / Test bench:

```
module sr_ff_tb ( );
    reg clk, s, r;
    wire q, qb;
    sr_ff s1 (clk, s, r, q, qb);
    initial
        begin
            clk = 1'b0;
            forever #10 clk = ~ clk;
        end
    initial
        begin
            s = 1'b0; r = 1'b0;
            #20 s = 1'b0; r = 1'b1;
            #20 s = 1'b1; r = 1'b0;
            #20 s = 1'b1; r = 1'b1;
        end
endmodule
```

b. JK flip-flop**Block Diagram:****Truth Table:**

INPUTS			OUTPUTS	
clk	j	k	q	qb
0, 1, ↓	X	X	X	X
↑	0	0	q	qb
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	qb	q

Verilog Code:

```

module jk_ff (clk, j, k, q, qb);
input clk, j, k;
output q, qb;
reg q, qb;
always @ (posedge clk)
begin
    case ({j, k})
        2'b00: q = q;
        2'b01: q = 0;
        2'b10: q = 1;
        2'b11: q = ~q;
    endcase
    qb = ~q;
end
endmodule

```

Stimulus Block / Test bench:

```

module jk_ff_tb();

```


```

reg clk, j, k;
wire q, qb;
jk_ff j1 (clk, j, k, q, qb);
initial
    begin
        clk = 1'b0;
        forever #5 clk = ~ clk;
    end
initial
    begin
        j = 1'b0; k = 1'b0;
        #20 j = 1'b0; k = 1'b1;
        #20 j = 1'b1; k = 1'b0;
        #20 j = 1'b1; k = 1'b1;
    end
endmodule

```

c. D flip-flop

Block Diagram:



Truth Table:

INPUTS		OUTPUTS	
clk	d	q	qb
0, 1, ↓	X	X	X
↑	1	1	0
↑	0	0	1

Verilog Code:

```
module d_ff (clk, d, q, qb );
input clk, d;
output q, qb;
reg q, qb;
always @ (posedge clk)
    begin
        q = d;
        qb = ~q;
    end
endmodule
```

Stimulus Block / Test bench:

```
module d_ff_tb();
reg clk, d;
wire q, qb;
d_ff d1 (clk, d, q, qb);
initial
    begin
        clk = 1'b0;
        forever #5 clk = ~ clk;
    end
initial
    begin
        d = 1'b0;
        #20 d = 1'b1;
    end
endmodule
```