


Lab 3 - Implementation of a MIPS like processor

Yashi Malik
2021A3PS3056G

Design and implement (in Verilog) a Datapath and control unit for a single-cycle MIPS-like processor (including instruction memory) which has two classes of instructions. The two classes of instructions along with the example usage and instruction decoding to be used are as below


1. Immediate Type

Example: `li r1, constant` □ loads immediate signed value specified in the instruction to the register R1



2. Register Type (R-type)

Example: `add r1, r2, r3` □ adds the contents of registers r2 and r3. The result of addition is written in to the register r1



Assume there are 32 32-bit general purpose registers indicated by r0, r1, r2...r31 and corresponding register numbers (00000), (00001).....(11111).

Assume the Opcode for Immediate type and R-type instructions as below

Instruction Class	Opcode
Immediate type	111111
Register Type	000000

Additionally, R-type instructions have multiple variations defined by their function codes. The R-type instructions should include **add**, **sub**, **AND**, **OR**, **srl** (Shift right logical), **sll** (shift left logical). The different R-type instructions that the processor should support are tabulated below.


R-type Instruction	Example usage	Opcode	Rdst	Rsrc1	Rsrc2	shamt	Function
add	<code>add r0, r1, r2</code>	000000	00000	00001	00010	00000	100000
sub	<code>sub r4, r5, r6</code>	000000	00100	00101	00110	00000	100010
AND	<code>and r8, r9, r10</code>	000000	01000	01001	01010	00000	100100
OR	<code>and r9, r8, r10</code>	000000	01001	01000	01010	00000	100101
sll	<code>sll r11, r6, 6</code>	000000	01011	00110	00000*	00110	000000
srl	<code>srl r13, r9, 10</code>	000000	01101	01001	00000*	01010	000010

*Second source is not used for shift operations

The processor module should have only two inputs CLK and Reset. When Reset is activated the Processor starts executing instructions from the 0th location of instruction memory.

Q3.1. Draw the block-level design of the processor (datapath + control unit) for the above specifications. (you can modify the design given in the class ppts and copy the image of the final design here)

Answer:



Q3.2. List the different blocks that will be required for the implementation of the datapath of the above processor.


Answer:

- Instruction fetch unit (PC+Adder+Instruction Memory)
- Register File
- Main Control Block(Main Control+control Signals)
- Sign Extension Unit
- 2:1 MUX

Q3.3. Most of the datapath blocks that are listed above have already been implemented as part of previous labs. Implement the blocks which have not been implemented in the previous labs and copy the images of those Verilog codes here.

Answer: ALU

C:/comparch1/lab3b/lab3b.srscs/sources_1/new/ALU.v



```
21
22
23 `timescale 1ns / 1ps
24 module ALU(
25     input [31:0] A,[31:0] B,[5:0] Ctrl,[4:0]Shamt,
26     output reg [31:0] AluResult,
27     output reg zeroflag);
28
29 always@ (A,B,Ctrl,Shamt)
30
31 begin
32     //zeroflag=AluResult==0 ? 1:0;
33     case(Ctrl)
34         6'b100000 : AluResult=A+B;
35         6'b100010 : AluResult=A-B;
36         6'b100100 : AluResult=A&B;
37         6'b100101 : AluResult=A|B;
38         6'b000000 : AluResult=A<<B;
39         6'b000010 : AluResult=A>>B;
40         default : zeroflag = 0;
41     endcase
42
43     if(AluResult==0)
44         zeroflag = 1;
45     else zeroflag = 0;
46 end
47
48
49
50 endmodule
51
```

Instruction Memory

```

21 `timescale 1ns / 1ps
22 module Instruction_Memory(
23     input [31:0] PC, input reset,
24     output [31:0] Instruction_Code);
25
26     reg [7:0] Mem [36:0]; //byte addressable memory 37 locations
27
28     //For normal memory read we use the following statement
29     assign Instruction_Code = {Mem [PC], Mem[PC+1], Mem [PC+2], Mem [PC+3]};
30 //reads instruction code specified by PC
31 //BigEndian
32 //handling reset condition
33 always@(reset)
34 begin
35     if(reset ==0) //if reset is equal to logic 0 I Initialize the memory with 4 instructions
36     begin
37         Mem [0] = 8'h00; Mem [1] = 8'h01; Mem[2] = 8'h10; Mem[3] = 8'h20;
38         // Firt 32-bit location with data 00011039 hexadecimal
39         //BigEndian style
40         Mem [4] = 8'h00; Mem[5] = 8'h85; Mem[6] = 8'h30; Mem[7] = 8'h22;
41         //1 Second 32-bit location with data 853022 hexadecimal
42
43         Mem [8] = 8'h01; Mem[9] = 8'h09; Mem[10] = 8'h50; Mem[11] = 8'h24;
44         //1095024
45         Mem [12] = 8'h01; Mem[13] = 8'h28; Mem[14] = 8'h50; Mem[15] = 8'h25;
46         //1285025
47
48         Mem [16] = 8'h01; Mem[17] = 8'h66; Mem[18] = 8'h01; Mem[19] = 8'h80;
49         //1660180
50         Mem [20] = 8'h01; Mem[21] = 8'hA9; Mem[22] = 8'h02; Mem[23] = 8'h82;
51         //1A90282
52
53         Mem [24] = 8'hFD; Mem[25] = 8'hA9; Mem[26] = 8'h02; Mem[27] = 8'h82;
54         //FDA90282
55     end
56 end
57 end
58 endmodule
59

```

MUX

C:/comparch1/lab3b/lab3b.srscs/sources_1/new/MUX.v



```
1
2 `timescale 1ns / 1ps
3 module MUX(
4     input [31:0] inp0,
5     input [31:0] inp1,
6     input select,
7     output [31:0] out
8 );
9 assign out=select?inp0:inp1;
10 endmodule
11
```

Sign extension unit -1


C:/comparch1/lab3b/lab3b.srscs/sources_1/new/SignExt1.v



```
1 `timescale 1ns / 1ps
2 module SignExt1(
3     input [20:0] a, // 21-bit input
4     output [31:0] result // 32-bit output
5 );
6
7 assign result = {{11{a[20]}},a};
8 endmodule
9
10
```

sign extension unit-2

C:/comparch1/lab3b/lab3b.srscs/sources_1/new/SignExt2.v



```
1  `timescale 1ns / 1ps
2  module SignExt2(
3      input [4:0] a, // 5-bit input
4      output [31:0] result // 32-bit output
5  );
6
7      assign result = {{27{a[4]}},a};
8  endmodule
9
```

Main control

Instruction_Fetch.v × SignExt1.v * × SignExt2.v * × MainControl.v * ×

C:/comparch1/lab3b/lab3b.srscs/sources_1/new/MainControl.v

Q

```
1  `timescale 1ns / 1ps
2  module MainControl(
3      input [31:0] instr,
4      input clk,
5      output reg RegWrite,
6      output reg ALUSrc,
7      output reg ALUtoReg
8  );
9  always@(posedge clk && instr)
10 begin
11     RegWrite=1;
12     if(instr[31]==0 && instr[5]==0)
13     begin
14         ALUSrc=0;
15         ALUtoReg=1;
16     end
17     else if(instr[31]==0 && instr[5]==1)
18     begin
19         ALUSrc=1;
20         ALUtoReg=1;
21     end
22     else if(instr[31] == 1'b1)
23     begin
24         ALUtoReg = 0;
25         ALUSrc=1'bX;
26     end
27 end
28 endmodule
29
```


Q3.4. Assume the Main control unit generates all the control signals. List different control signals that will be required for the above processor. Also, specify the value of the control signals for different instructions.

Answer:

Control Signal Name □	RegWrite.	ALUSrc	ALUtoReg
li r1, 8	1	X	0
add r0, r1, r2	1	1	1
sub r4, r5, r6	1	1	1
and r8, r9, r10	1	1	1
and r9, r8, r10	1	1	1
sll r11, r6, 6	1	0	1
srl r13, r9, 10	1	0	1

Q3.5. Implement the main control unit and copy the image of the Verilog code of the Main control unit here.


Answer:



```
1  `timescale 1ns / 1ps
2  module MainControl(
3      input [31:0] instr,
4      input clk,
5      output reg RegWrite,
6      output reg ALUSrc,
7      output reg ALUtoReg
8  );
9  always@(posedge clk && instr)
10 begin
11     RegWrite=1;
12     if(instr[31]==0 && instr[5]==0)
13     begin
14         ALUSrc=0;
15         ALUtoReg=1;
16     end
17     else if(instr[31]==0 && instr[5]==1)
18     begin
19         ALUSrc=1;
20         ALUtoReg=1;
21     end
22     else if(instr[31] == 1'b1)
23     begin
24         ALUtoReg = 0;
25         ALUSrc=1'bX;
26     end
27 end
28 endmodule
29
```

Q3.6. Implement a complete processor in Verilog (using all the datapath blocks and main control unit as modules). Copy the image of the Verilog code of the processor here.

Answer:



```
21
22 `include "Instruction_Memory.v"
23 `include "ALU.v"
24 `include "Instruction_Fetch.v"
25 `include "MainControl.v"
26 `include "MUX.v"
27 `include "Register_File.v"
28 `include "SignExt1.v"
29 `include "SignExt2.v"
30
31
32 module MIPS(
33     input clk,
34     input reset
35 );
36
37     wire [31:0] instruction;
38     wire [31:0] writedataMux;
39     wire [31:0] read1out;
40     wire [31:0] read2out;
41     wire regwritectrl;
42     wire ALUsrcctrl;
43     wire ALUtoRegctrl;
44     wire [31:0] signext1out;
45     wire [31:0] signext2out;
46     wire [31:0] muxout1;
47     wire [31:0] ALUresult;
48     wire zeroflag;
49
```

```

49
50 Instruction_Fetch IF(clk,reset,instruction);
51 Register_File RF( instruction[20:16], instruction[15:11],instruction[25:21],writedataMux, read1out, read2out, regwritectrl, clk, reset);
52 MainControl MC(instruction, clk, regwritectrl, ALUsrcctrl, ALUtoRegctrl);
53 SignExt1 SE1(instruction[20:0], signext1out);
54 SignExt2 SE2(instruction[10:6], signext2out);
55 MUX mux1(read2out, signext2out, ALUsrcctrl, muxout1);
56 ALU Alu(read1out, muxout1, instruction[5:0], instruction[10:6], ALUresult, zeroflag);
57 MUX mux2(ALUresult, signext1out, ALUtoRegctrl, writedataMux);
58
59
60
61
62
63 endmodule

```

Q3.7. Test the processor design by initializing the instruction memory with a set of instructions (at least 5 instructions). List below the instructions you have used to initialize the instruction memory. Verify if the register file is changing according to the instructions. (The register file contains unknowns, you can initialize the register file or you can load values into the register file using li instruction specified earlier).

Answer: add r0, r1, r2 ,

sub r4, r5, r6,


and r8, r9, r10,

sll r11, r6, 6,

srl r13, r9, 10

Q3.8. Once design, test, and verification are

Copy verified **Register file** waveform here:



Q3.9. Synthesise the processor designed and copy the RTL generated below

