Lab 4 - Implementation of a Simple Pipelined Processor

Implement pipelined datapath (shown in the figure below) of a processor in Verilog. This processor supports data transfer (mov) instructions only. The processor has Reset, CLK as inputs and no outputs. The processor has an instruction fetch unit, register file, and write back unit. The processor also contains two pipelined registers IF/ID and ID/WB. When reset is activated the PC is initialized to 0, and the instruction memory and register file get loaded by predefined values. When the instruction unit starts fetching the first instruction the pipeline registers contain unknown values. When the second instruction is being fetched in the IF unit, the IF/ID registers will hold the instruction code for the first instruction. When the third instruction is being fetched by the IF unit, the IF/ID register contains the instruction code of the second instruction, and the ID/WB register contains information (destination address and data) related to the first instruction.

The instruction and the 8-bit instruction format are shown below:

Mov DestinationReg, SourceReg



Assume the register file contains 16 registers (R0-R15) each register can hold 8-bit data. The register file does not require a clock or any other control signals except for those shown in the figure. On reset assume that the instruction memory gets initialized with three instructions.

Mov Ry, Rx

Mov Rx, Rz


Mov Rz, Ry

Where xyz are related to the last 3 digits of your ID No.

If ID number: 20XXXXXX123G, then x = 1,y=2, z=3

If your ID number contains '0' in the last two digits then consider '0' as '10'. For example, If ID number: 20XXXXXXX103H, then x = 1,y = 10, z = 3

If two of the digits of your ID number are the same, then take one of the digits as it is and replace the other digit with a value between 11-15. For example, If ID number: 20XXXXXXX155H, then x=1, Y=5, z=11,



P.T.O

Name: Yashi Malik ID No: 2021A3PS3056G

$$x=10, y=5, z=6$$

1. Implement the Instruction Fetch block. Copy the image of the Verilog code of the Instruction fetch block here

Answer:

C:/comparch1/lab4a/lab4a.srcs/sources_1/new/Instruction_Fetch.v

```
χ 📳 🖿 🗙 // 🖩 ⋤ ♀
Q
     `timescale 1ns / 1ps
 1 :
 2
 3 - module Instruction_Fetch(
 4
         input clk,
 5 ¦
        input reset,
 6
         output [7:0] Instruction Code
 7
        );
 8
 9
   reg [7:0] PC;
10
11
    Instruction Memory InstrMem(PC, reset, Instruction Code);
12
13 🖯 always @(posedge clk, negedge reset)
14
15 🖯 begin
16
17 \bigcirc \text{ if (reset == 0)}
18 | PC <= 0;
19
20 | else
21 A PC <= PC+1;
22 🖨 end
23 @ endmodule
     <
```

2. Implement the Register File and copy the image of the Verilog code of the Register file unit here.

Answer:

C:/comparch1/lab4a/lab4a.srcs/sources_1/new/RegFile.v

```
1
    `timescale 1ns / 1ps
3
      input reset,
4
       input [3:0] Read Reg Num,
5
      input [3:0] Write Reg Num,
      input [7:0] Write Data,
7
       output [7:0] Read_Data
    );
8
9
    reg [7:0] RegMemory[15:0];
10
11 :
    assign Read_Data = RegMemory[Read_Reg_Num];
12
13 🖯 always @(reset)
15
16 🖯
      if (reset == 0)
      begin
17 ⊖
          RegMemory[0] <= 0; RegMemory[1] <= 1; RegMemory[2] <= 2; RegMemory[3] <= 3;</pre>
18
          RegMemory[4] <= 4; RegMemory[5] <= 5; RegMemory[6] <= 6; RegMemory[7] <= 7;
19
          RegMemory[8] <= 8; RegMemory[9] <= 9; RegMemory[10] <= 10; RegMemory[11] <= 11;
20
           RegMemory[12] <= 12; RegMemory[13] <= 13; RegMemory[14] <= 14; RegMemory[15] <= 15;
21
22
23 🗀
     end
24 🖨 end
25 🖨 always @(*)
26 🖯 begin
27
28 RegMemory[Write_Reg_Num] <= Write_Data;</pre>
29
30 🖨 end
31 🖨 endmodule
```

3. Implement complete processor in Verilog (using all the datapath blocks). Copy the <u>image</u> of the Verilog code of the processor here.

C:/comparch1/lab4a/lab4a.srcs/sources_1/new/processor.v


```
■ × // ■ = ♀
 1 module processor(
 2 🖯
         input clk,
 3 ¦
         input reset
 4
         );
 5
    wire [7:0] InstrCode;
    wire [3:0] SourceReg;
 7 :
    wire [3:0] DestReq;
    wire [3:0] Read Reg Num;
 9
    wire [3:0] Write Reg Num;
10
    wire [7:0] Write Data;
11
   wire [7:0] Data;
12
    wire [7:0] DataOut;
    wire [3:0] DestRegOut;
13
14
15
    assign Read Reg Num = SourceReg;
    assign Write Reg Num = DestRegOut;
17
    assign Write_Data = DataOut;
18
19
    Instruction Fetch InstrFetch(clk, reset, InstrCode);
20 @ IF_ID Reg1(clk, InstrCode, SourceReg, DestReg);
    RegFile RegFile (reset, Read_Reg_Num, Write_Reg_Num, Write_Data, Data);
22
    ID WB Reg2(clk, Data, DestReg, DataOut, DestRegOut);
23
24 🖨 endmodule
25
26
```

4. Test the processor design by initializing the instruction memory with a set of instructions (mentioned earlier) and register file with a set of values. List below the data you have filled your registers with.

Answer: R0: 0 R1:1 R2: 2 R3: 3 R4: 4 R5: 5 R6: 6 R7: 7 R8: 8 R9: 9 R10: 10 R11: 11 R12: 12 R13: 13 R14: 14 R15: 15

5. Verify if the register file is getting updated according to the set of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, RESET):



6. Suppose the set of instructions to be executed are

Mov Rx, Ry

Mov Rz, Rx

Will there be any hazards in this processor?

Answer Yes or No: Yes it will lead to hazard

Give detailed reasoning for your answer here: When the value of Rx is updated in the first instruction in that same clock edge the value of Rx should be made available at the write-back stage of the second instruction but this new value won't appear, so it leads to Read-after-Write hazard (RAW).

7. Synthesise the processor designed and copy the RTL generated below

