



Name :- Akshata Pritish Zanjary

Class :- 34-IT-3 (VDICT)


Roll no :- 2305164

CA-III


Q.1. What is multiplexer (MUX)? How can you use a multiplexer in combinational logic design?

Ans. In multiplexer we have multiple i/p and single o/p. where the o/p is depend on select lines which decides the o/p.

It is represented as,



The relationship b/w i/p lines and select lines is given by $n = 2^m$ where, m are select lines and n are i/p lines.



S_0	S_1	o/p
0	0	A
0	1	B
1	0	C
1	1	D

If we consider 4:1 multiplexer we have 4 i/p lines and 2 select lines. the o/p is depend on select lines as we vary the i/p on select lines the o/p is also change.


In 4:1 multiplexer if we are given 0, 0 on select lines the o/p is connected to i/p A, if we are given 0, 1 on select lines the o/p is connected to i/p B, and so on.

So, the multiplexer is act like a switch where the o/p is depend on status of select lines.

⑧ Implementing boolean function using Multiplexer.


$$1) Y = \sum m(0, 1, 2, 4, 7)$$

Now, here maximum no. is 7. therefore we are going to use 8:1 multiplexer.



Q.2 Implement following function using suitable multiplexer.

1) $y = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$






Truth Table :-

A	B	C	D	Y	MUX pairing
0	0	0	0	1] → 1
0	0	0	1	1	
0	0	1	0	1] → 1
0	0	1	1	1	
0	1	0	0	0] → D
0	1	0	1	1	
0	1	1	0	0] → D
0	1	1	1	1	
1	0	0	0	1] → 1
1	0	0	1	1	
1	0	1	0	0] → D
1	0	1	1	1	
1	1	0	0	0] → 0
1	1	0	1	0	
1	1	1	0	1] → \bar{D}
1	1	1	1	0	

b) $Y = \sum m(8, 9, 10, 11, 13, 15, 16, 18, 21, 24, 25, 26, 27, 30, 31)$



Q.3 Implement following function using suitable multiplexer

$$Y = A'B'C + ABC + A'BC + AB'C + AB'C'$$


Ans.

$$001 + 111 + 011 + 101 + 100$$

$$\therefore Y = (1, 7, 3, 5, 4)$$


$$\therefore Y = \sum m(1, 7, 3, 5, 4)$$

logic 1



Q.4 Design a 32:1 multiplexer using two 16:1 multiplexers.

To design 32:1 multiplexer using two 16:1 multiplexers, we will use a hierarchical approach. Essentially we can split the 32 i/p's into two groups of 16 i/p's and then use the 16:1 MUX to select from each grp. A third MUX will then choose b/w the o/p's of the 2 16:1 MUX.



Q.5. Realize the following functions of 4 variable using 8:1 multiplexer.

$$F1 = \sum m(0, 3, 5, 6, 9, 10, 12, 15)$$

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

D

D

D

D

D

D


D

D

Truth table for 16:1 Multiplexer.

A	B	C	Y
0	0	0	\bar{D}
0	0	1	D
0	1	0	D
0	1	1	\bar{D}
1	0	0	D
1	0	1	\bar{D}
1	1	0	\bar{D}
1	1	1	D

Truth table for 8:1 Multiplexer.




Q.6. Implement the following combinational using demultiplexer

$$F_1 = \sum m(1, 2, 4, 7, 8, 11, 12, 13)$$

$$F_2 = \sum m(2, 3, 9, 11)$$

$$F_3 = \sum m(10, 12, 13, 14)$$

$$F_4 = \sum m(2, 4, 8)$$



Q.7. explain 2 bit Comparator along with truth-table logical expression and circuit diagram.

→ A Comparator used to compare two binary numbers each of 2 bits is called a 2-bit comparator. It consists of four I/P and three O/P to generate less than, equal to and greater than b/w 2 binary numbers.


Truth-Table for 2-bit Comparator.

Inputs				Outputs		
A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

logical expression for the above truth table.

$$\begin{aligned}
 A > B &= A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 \\
 A = B &= \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + \\
 &\quad A_1 \bar{A}_0 B_1 \bar{B}_0 \\
 &= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0) \\
 &= (A_0 B_0 + \bar{A}_0 \bar{B}_0) (A_1 \bar{B}_1 + \bar{A}_1 B_1) \\
 &= (A_0 \text{ Ex-Nor } B_0) (A_1 \text{ Ex-Nor } B_1) \\
 A < B &= \bar{A}_1 B_1 + A_0 \bar{B}_1 B_0 + \bar{A}_1 \bar{A}_0 B_0
 \end{aligned}$$

logic circuit :-




Q.8. Design full adder & full subtractor circuit using suitable multiplexer.



Full adder.

Inputs			Outputs	
A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S_n = \bar{A}_n B_n \bar{C}_{n-1} + \bar{A}_n \bar{B}_n C_{n-1} + A_n \bar{B}_n \bar{C}_{n-1} + A_n B_n C_{n-1}$$

$$C_n = A_n B_n + B_n C_{n-1} + A_n C_{n-1}$$





Multiplexer for S .



Multiplexer for C .

b) Full Subtractor

Inputs			Outputs	
A	B	C	S	C
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$C = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$S = C(\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B})$$


$$= C(A \oplus B) + \bar{C}(A \oplus B)$$

$$S = C \oplus (A \oplus B)$$

$$C = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$


$$= C(\bar{A}\bar{B} + AB) + (\bar{A}B(\bar{C} + C))$$

$$C = C(\bar{A} \oplus \bar{B}) + \bar{A}B$$




$$S = C \oplus (A \oplus B) \quad C = C(\bar{A} \oplus \bar{B}) + \bar{A}B$$

Circuit diagram for full subtractor.



① MUX for sum.



② MUX for carry.


Q.9. design full adder & full subtractor circuit using suitable demultiplexer.

→ full adder.

Inputs			Outputs	
A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(4, 3, 5, 6, 7)$$




full Subtractor.

Inputs			Outputs	
A	B	C	S	C
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Sum} = \sum m(1, 2, 4, 7)$$


$$\text{Carry} = \sum m(1, 2, 3, 7)$$



Q-10

Design 16:1 multiplexer using 4:1 Multiplexers.

10. design 16:1 Multiplexer using 4:1 Multiplexer.



16:1 mux using 4:1