

Name :- Brajapati Yash. P.

Subject :- Computer Organisation (2CSE205)

Semester :- 2

Assignment :- 1

Yash Prajapati (20162121023)


1. Give difference between Von Neumann Architecture & Harvard architecture.

Ans

Von Neumann Arch.	Harvard Arch.
<ul style="list-style-type: none"> - It requires less space. - It requires less hardware. - It requires only one Data & address bus. - It has common data and program memory. - It can fetch only/any one either data or instruction. - Control unit is simple. - The empty space in program memory can not be used for data or for vice versa. 	<ul style="list-style-type: none"> - It requires more space. - It requires more hardware. - It requires separate Data & address bus for each memory. - It has separate data & program memory. - It can properly fetch data & instructions simultaneously. - Control unit is complex. - Memory size for data or instructions can be resized or interchanged.

2. Draw the diagram for Bus system using three state buffers and a decoder instead of the multiplexers for four bit four registers.

Ans



(4) The 8-bit registers AR, BR, CR and DR initially have foll. values:-

$$AR = 11110010$$

$$BR = 11111111$$

$$CR = 10111001$$

$$DR = 11101010$$

Determine the 8-bit values in each register after execution of foll. sequence of micro-op

$$AR \leftarrow AR + BR$$

Add BR to AR

$$CR \leftarrow CR \wedge DR, BR \leftarrow BR + 1 \text{ AND } DR \leftarrow CR, \text{ increment BR}$$

$$AR \leftarrow AR - CR$$

Subtract CR from AR

Soln

$$(a) AR \leftarrow AR + BR$$

$$\begin{array}{r} \quad 11111111 \\ AR \quad 11110010 \\ BR \quad 11111111 \\ \hline AR \quad 11110001 \end{array}$$

$$\therefore AR = 11110001$$

$$(b) CR \leftarrow CR \wedge DR, BR \leftarrow BR + 1$$

$$CR \rightarrow 10111001$$

$$DR \rightarrow 11101010$$

$$CR \rightarrow 10101000$$

$$BR \rightarrow \begin{array}{r} 11111111 \\ 11111111 \\ \hline \end{array}$$

$$+ \quad 1$$

$$BR \leftarrow 00000000$$

$$(C) AR \leftarrow AR - CR$$

$$AR \leftarrow 11110001$$

$$CR \leftarrow 10101000$$

$$01001001$$

Solⁿ

$$AR \rightarrow 01001001$$

$$BR \rightarrow 00000000$$

$$CR \rightarrow 10101000$$

$$DR \rightarrow 11101010$$

5. Starting from an initial value of $R = 10011011$, determine the sequence of binary values in register R after a logic shift-right, followed by a circular shift left, followed by logical shift-left.

Solⁿ

$$R = 10011011$$

After logical shift-right

$$R = 01001101$$

After circular shift-left

$$R = 10011010$$

After logical shift-left

$$R = 00110100$$

- ∴ The sequence of binary values in register R after all operations is 00110100.

(6) What is wrong with following register transfer statements?

(i) $xT: AR \leftarrow \overline{AR}, AR \leftarrow 0$

Solⁿ In this ~~is~~ register transfer statement, it cannot be complemented & incremented in same register at same time.

(ii) $yT: R1 \leftarrow R2, R1 \leftarrow R3$

Solⁿ We cannot transfer different data, at same time to one single ~~resis~~ register.

(iii) $zT: PC \leftarrow AR, PC \leftarrow PC + 1$

Solⁿ We cannot transfer a new value and increment existing one at same time.