



	Step 2: Transfer the updated value in Register 2 to the FC Step 3: move the felched intruction from (money data Register) there to Bustructus Register (10).
	Step-4 (Execution Shoe)
	"Decocle—The instruction in—The IR. 1 Load—The contents of Register Rs into 17TR and issue a meanony gread signal.
	Etan - 51
1	Transfer the contents of Register RI to the pregister
	Step 6! when the memory readis complete, the operand from nemony is loaded into the 19DR.
	Step 7:- Add the sperand to the value in y using the ALV and store the scent in z. Fransfer the sresult from 2 To acquirle RI.
	End signal! Begir a new Instrution fetch Cycle by exturing to stept.
(h)	What 'es pipeline? Explain—the performan & pipeline with an Gransple.
10	Pipelining is a highly Effective method for organizing
	It works by breaking down a sequential process into smaller steps, with Each step handled by a declicated part of the system.
	of the system.
	Herni

This teachique is similar to an assembly line, where different stages work struttoneously to complete tasks faster. line Performanes. Speedup!

A measure of how much faster a pipelined projection is compared to a non-pipelined projection. Speedup = Time without pipelining.

	module -4
dy	TOKE ST
	1 Explain Direct Monone Account of al
-	1 Explain Direct themony Access with its originary
	> It is the process of transferring the block of data at
	high speed in between main menony and
	High speed in between main memory and External device (To olwices) without continuous intervention of CPO is talled as Dran.
f	as Dran.
	-> The DMA Speration all performed by one control circuit
	The DMA Speration il performed by one control circuit and is part of the I/o intoface.
ites	
	-> This control circuit is called DMA controller.
	Register g DINA Controlless
-	
	a Est consists of 3 type of oregister!
	Starting address negistes: It is used to store the
	Starting address registes: It is used to store the Starting address of the memory block.
4	word-court register! The format of word count is eyed to store the no of words to be dransferred from main memory to External devices and vice -versa.
	used to store the no og words to be
	transferred from main I memory to External
	devices and vice - versa.
	States and controller register: * States gravites is a harding
	registes in micro controlles or CPN.
	a controller gregister used to configur and control & acilli
	Status and controler register! & Status register is a hardway register in microcontrollers or CPUs. Recontroller register used to configur and control specific aspects of the processor. or peripheral.
	proprose ;
	OPPO Religión de la companya della companya della companya de la companya della c
	Har h

10.100mm(10.100mm)。10.100mm



	DATE / / PAGE
DAAA	Controller: - Ex connects two External device randy
	diskl and disk 2 to system bus.
	-Dran controller also interconnects high speed network devices to system bus.
	devices to system bus.
(2)	
0.	What is Bus arbitration? Explain different types 7 bus arbitration.
	bus arbitration.
\rightarrow	
	Any device which initiates data-transfer speration on bus at any instant of time is called as Bus-master
\rightarrow	When the bus mastership is towarfewed from one device to anothe device, the rest device is seeady to obtain the bus mastership.
	device to anothe device, the rest device is
	ready to obtain - the sur martership.
	a ka Ari in a state kamana abasasah in a
	Sus ausitration us ca mechanism used in computer system
	Bus aubitration is a mechanism used in computer system to manage acces to a shared bus by multiple deviree.
	since multiple devices may regulve simultaneous
	acres to the Sus, arbitration Enewer That only
	Since multiple devices may require simultaneous acrees to the Sors, arbitration Enewer That only one devices uses the bars at a time, avoiding conflicts.
_	
	Centralized Arbitration - H single arbiter (controller)
	Centralized Arbitration! A single orbiter (controller) manages access to the bus.
	Devices are assigned fixed priorities; higher priority
¥	derices get access first.
	& Polling . The arbiter sequentially check each
	Devices are assigned fixed priorities; higher priority devices get access first. 2 Polling. The arbiter sequentially chuks each device to grant access.

	DATE / /
	Devices au connected in a chain.
Pac.	Distributed Asbitration!
	All devices participate in the arbitration process without a central controller.
	Devices controller.
	Common in Systems with high scalability grequive ment
	Devices communicate directly to clericle which gets access. Common in Systems with high scalability grequirements, like in some network protocols.
	(3) What is cache Themony? Explain the different newping
-	(3) What is cache themony? Explain the different negoting functions used in cache-memory,
1	V .
	close to the CDV used to temporarily store
	(ache memory is a small, high speed for storage located close to the CPU, used to temporarily store frequently accessed data and instruction.
+	
	It acts as a buffer between the up and main meniony, suchusing access time and improving system performance.
1	Joseph John John John John Maire
	Mapping functions in Cache themony.
-	
	Direct-Happing: Each block of main memony maps to Escartly one cache dine.
	Escally one Cache Mine.
	A specific menony block can only occupy a specific hocation in the Cache.
	Advantages: Simple out preside la somplement
	disadvanty in many lead to frequent cache miere multiple memory blocks map to the Same cach line
	- 11 1, happy to the or the self the se
	Har Andrews (1994)

	RANKA
2	Fully Associative Mapping:
· · · · · · · · · · · · · · · · · · ·	
	A memory block can be placed in any cache the. The cache controller searcher all lines to find a match.
	Recluies cache misses by providing flexibility & placing block.
3	Set - Alsociative Thapping.
	Set - Alsociative Thapping. combination of divert and fully associative mapping. The Cache is divided into gets, and Each memory Slock maps to a specific get but can be placed in any line within - that get.
	any line without the set.
- G F	memory Hierarchy size, cost and speed in
	The state of the s
	menion hérarchy in a computer system is designed to balance there key factors: size, cost and speed.
	Cost and speed.
Memory Size !	
	Small size: nemonies like gregisters and cache are Small in size because they are capensive
	True (100/100) (RAM) and Secondary
	storage (HDD/85D) are larger because they are Cheaper per wit of storage.
11	The words

	BOT ANKA-
7.	themony Cost !-
	& fligh cost Nomonia Tank
	advance histologial The built with
	These are Expensive co-1/15 65 1/2 1/2
	e High cost Memony: - Fast memony se built with advance, high-speed Technologies like SPAIN advance of high-speed Technologies like SPAIN limited
	lows cost memony!
	& Cloudy 1
	DRAM or magnetic storage. This allows for larges storage at an affordable cost.
	This allows for large flores
	affordable cort
	B2692
3.	Menon Speed! - High - Speed menony ! -
	Registers are the fastest nienory located ineid
	the PU.
	Cache miemony blightly slower than register but foster than RAM used to Bridge - The speed gap 5/w - the CAO and
	The goster Than NATH used to bridge
	the speed gegs of with the arel
	Low-Speed memorys-
	RATE Slower Than cache, and for active data
	and froglam storage.
	RATA! Slower Than cache, cikel for active data and frogham storage. 2 Secondary storage?— The slowest memory, Circle for long-term data storage.
	used for long-term deto storage.
	The second of th
	The state of the s
	ORPO Ranoó 50
l k	TO THE PART OF THE