

Digital Electronics IA-3

yashvardhan singh
Electronics engg. (VLSI)
Roll no. 46
230959136 *yvs*

Q1. # Universal Shift Register (USR)


① performs 4 different functions:

- 1) Shift left
- 2) Shift Right
- 3) Parallel In Parallel out
- 4) Hold operation (Holds Data)


S_0	S_1	operation
0	0	hold
0	1	right shift
1	0	left shift
1	1	PIPO

} for operation selection, MUX can be used.

USR Block diagram




CIRCUIT-DESIGN: parallel outputs



Q21, (ii)

1010 overlapping sequence detector.

N = 4 states



Mealy Moore State Model

flip-flops needed: $2^{P-1} < N \leq 2^P$
P = 2

state table

Present state	X = 0	X = 1
A	A/0	B/0
B	C/0	B/0
C	A/0	D/0
D	C/1	B/0
-	-	-

assign state vectors

$A = 000 \Rightarrow 00$
 $B = 001 \Rightarrow 01$
 $C = 010 \Rightarrow 10$
 $D = 011 \Rightarrow 11$

excitation table : \rightarrow

JK excitation:

A	B	JK
0	0	0X
0	1	1X
1	0	X1
1	1	X0

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

	X	Q^+	Z	J _A	K _A	J _B	K _B	
	i/p	A B	o/p					
A	0	0 0	0	0	X	0	X	0
	1	0 1	0	0	X	1	X	1
B	0	1 0	0	1	X	X	1	2
	1	0 1	0	0	X	X	0	3
C	0	0 0	0	X	1	0	X	4
	1	1 1	0	X	0	1	X	5
D	0	1 0	1	X	0	X	1	6
	1	0 1	0	X	1	X	0	7

Solving K-maps:

$J_A = \frac{J_A}{B\bar{X}}$

A	Bx	00	01	11	10
0		0	0	0	1
1		X	X	X	X

A	Bx	00	01	11	10
0		X	X	X	X
1		1	0	1	0

$K_A = \frac{K_A}{\bar{X}} = B \oplus X$

$J_B = \frac{J_B}{X}$

A	Bx	00	01	11	10
0		0	1	X	X
1		0	0	X	X

A	Bx	00	01	11	10
0		X	X	0	1
1		X	X	0	1


$K_B = \frac{K_B}{X}$

Q1) (ii) #obtained equations:

- $J_A = B\bar{X}$
- $J_B = X$
- $K_A = B \oplus X$
- $K_B = \bar{X}$
- $Z = AB\bar{X}$

X : input
Z : output

Circuit design :



Q1) (iii) • Decade counter is a MOD-10 counter, which means this sequential circuit counts from 0 to 9 and then keeps repeating this process.

0000 1001


- IC - 7490 can be used for this implementation as it is a BCD Decade Counter.

count	Q_D	Q_C	Q_B	Q_A	
0	0	0	0	0	→ cycle starts
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	0	0	0	0	→ cycle repeats

Q1) (iii)

IC 7490 Decade Counter:

yashwardhan singh
230959136
VLSI-46 *yvs*



Q1) (iv) 3 input odd parity generator.

⇒ parity is a concept used for error detection in digital circuits. parity is of 2 kinds : even parity and odd parity.

- odd parity = odd number of 1's.
- even parity = even number of 1's.
- an odd parity generator will generate an extra 1 to make the data have odd number of ones, if it previously had even number of ones.


DATA INPUTS			PARITY (odd)	
x	y	z	P	
0	0	0	1	→ 0
0	0	1	0	→ 1
0	1	0	0	→ 2
0	1	1	1	→ 3
1	0	0	0	→ 4
1	0	1	1	→ 5
1	1	0	1	→ 6
1	1	1	0	→ 7

K-Maps:

x \ yz	00	01	11	10
0	1 ⁰	0 ¹	1 ³	0 ²
1	0 ⁴	1 ⁵	0 ⁷	1 ⁶

checkerboard config.

$$\begin{aligned}
 P &= \bar{x}\bar{y}\bar{z} + x\bar{y}z + \bar{x}yz + x y \bar{z} \\
 &= x \oplus (y \oplus z)
 \end{aligned}$$




4-bit ~~even~~ odd parity generator

Similarly, we can design a 3 bit odd parity generator.

Yashvardhan Singh
VLSI-46
230959136
yvs

Note: Truth-table and K-map on prev. page

$$P = x \oplus (y \oplus z) = x \oplus (y \odot z)$$




→ 3 bit odd parity generator

Q1] (v) Synchronous counter design

These counters have flip-flops that share all of the same clock signal.

given counter sequence: $0 \rightarrow 2 \rightarrow 5 \rightarrow 7 \rightarrow 0$

- $0 \rightarrow 000$
- $2 \rightarrow 010$
- $5 \rightarrow 101$
- $7 \rightarrow 111$



state diagram

State & excitation:

	A_n	B_n	C_n	A_{n+1}	B_{n+1}	C_{n+1}	D_A	D_B	D_C
start → ①	0	0	0	0	1	0	0	1	0
②	0	1	0	1	0	1	1	0	1
③	1	0	1	1	1	1	1	1	1
④	1	1	1	0	0	0	0	0	0
cycle repeats → ⑤	0	0	0	0	1	0	0	1	0
		1	0	1
⑥	0	1	0	1	0	1	1	1	1
⑦	1	0	1	1	1	1	0	0	0
⑧	1	1	1	0	0	0			

Q1] (v) #K-maps:

yashwardhan Singh
VLSI-4G
230959236
yves

(D_A)

BC	00	01	11	10
A=0	0	1	0	1
A=1	0	1	0	1

(D_B)

BC	00	01	11	10
A=0	1	0	0	1
A=1	1	0	0	1

(D_C)


BC	00	01	11	10
A=0	0	1	0	1
A=1	0	1	0	1

① $D_A = \overline{B}C + B\overline{C}$
 $= B \oplus C$

② $D_B = \overline{B}\overline{C} + B\overline{C}$
 $= \overline{C}(B + \overline{B})$
 $= \overline{C}$

③ $D_C = B \oplus C$

Circuit Design:



Q2.] (i) $F = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$

AB \ CD	00	01	11	10
00	1	1	1	1
01	0	1	1	0
11	1	1	0	0
10	1	1	0	1


$F = \overline{A}B + \overline{A}D + A\overline{C} + A\overline{B}D$

Q2] (i) $F = \overline{A}\overline{B} + \overline{A}D + A\overline{C} + A\overline{B}\overline{D}$

yashwardhan Singh
230959136
VLSI-46

now we implement this using universal logic:

$$\begin{aligned}\overline{\overline{F}} &= \overline{\overline{A}\overline{B} + \overline{A}D + A\overline{C} + A\overline{B}\overline{D}} \\ &= \overline{\overline{A}\overline{B}} \cdot \overline{\overline{A}D} \cdot \overline{A\overline{C}} \cdot \overline{A\overline{B}\overline{D}}\end{aligned}$$



(ii) $F = \prod m(2, 8, 9, 10, 11, 12, 14)$
↳ maxterms


AB\CD	00	01	11	10
00	1 ⁰	1 ¹	1 ³	0 ²
01	1 ⁴	1 ⁵	1 ⁷	1 ⁶
11	0 ¹²	1 ¹³	1 ¹⁵	0 ¹⁴
10	0 ⁸	0 ⁹	0 ¹¹	0 ¹⁰

$$\begin{aligned}F &= AB\overline{D} + A\overline{B} + \overline{B}C\overline{D} \\ &= A(B\overline{D} + \overline{B}) + \overline{B}C\overline{D} \\ &= A(B\overline{D} + \overline{B}C + \overline{B}) + \overline{B}C\overline{D} \\ &= A(\overline{B} + \overline{D}) + \overline{B}C\overline{D} \\ &= A\overline{B} + A\overline{D} + \overline{B}C\overline{D}\end{aligned}$$

Q2) (ii)
$$\overline{\overline{F}} = \overline{\overline{AB + AD + BCD}}$$

$$= \overline{\overline{AB} \cdot \overline{AD} \cdot \overline{BCD}}$$


yashwardhan Singh
 230959136
 VLSI-46
 yues



Q3] a)
$$F_1 = \sum m(1, 2, 4, 7, 8, 11, 12, 13)$$

$$F_2 = \sum m(2, 4, 8)$$

$$F_3 = \sum m(2, 3, 9, 11)$$



Q3]


yashwardhan
Singh
230959136
VLSI-46
yue

(b)

$$F_1 = \sum m(0, 4, 6)$$

$$F_2 = \sum m(0, 5)$$

$$F_3 = \sum m(1, 2, 3, 7)$$




(c) Full adder using decoder and logic gates

we know :

$$\text{sum} = \sum m(1, 2, 4, 7)$$

$$\text{carry} = \sum m(3, 5, 6, 7)$$





Q3) (d) Full Subtractor using decoders

yashwardhan
singh
230959136
VLSI-46
yja

we know :


- difference : $\Sigma m(1, 2, 4, 7)$
- borrow : $\Sigma m(1, 2, 3, 7)$



continued
on next
page

Q3) (e) $F(A, B, C, D) = \sum m(0, 3, 5, 9)$

i)



ii)

