Digital Electronics - Internal Assessment -4

NAME: YASHVARDHAN SINGH


SEM: 7/1 RD


BRANCH: Electronics Engg.

ROLL NO. : 46 REG. No. : 230959136

3 bit asynchronous up counter using Q3 {M3B3 QI ELSB3

3 bit asynchronous down counter using T-ff






K

counter 3-bit asynchronous up

g

K



3 - bit asynchronous down counter


DIJ V 3 bit synchronous up counter using JK-FF.

Excitation table of JK;


gn	Qmt1	J	K
0	0	0	×
(0	× ×	1

Jashnardhan Singh VLSI-46 230959136

State - diagram ?



\sim	92	9,	Q.	Q +	9,+	Q.+	J	K2	Ja'	Kel	Jø°	Kg°
VP 000000	0 0 0 0	0 0 1 0 0 1	0 1 0 1 0 1		0 1 0 0 1 0 0	0 1 0 1	x x x x x x x x x x x x x x x x x x x	0 0 0 x	0 1 x 7 0 1	×	X	× 1 × 1 × 1
D O W N	0 0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1) 0 1 0 1 0	1 0 0 0 x x x	× × × 1 0 0	1 0 *	× × 1 0 × × 0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	X 1 7 1 X




JI (VI) 3 bit synchronous down counter


from Q1. V), for m= 1.


yaswardhan sin


Solving K-maps for m=1:

yashvardhan Singh 230959136 YVSI-46













fig: 3 bit synchronous down counter

gl] VII) 4 bit Johnson Counter:


gashvardhan Singh 230959136 VLSI-46



TRUTH - TABLE:

					170	D			
,clo	c k	1	A	B	<u> </u>	D .		•	
_,210	1		0	0	0	0			
	2	1	1 :	0	<i>o</i> .	0			
· ·	3	1	T	ŧ	0	0			
•	4	1	1	1	. 1	0	•		
	5		1	1	ı	1		*	
	6	-	0	4	• • •	1			
	7	1	0	0	•	-			
,		•				0			
	8		0	0	•	after the	i's cycle	repeats.	
						•			

VIII) 4 bit Ring Counter:



page 6

230959136 gl] VIII) # Jouth - Jable: B D clock ... repeats 1X) shift_ D 9 9 9 0/p clock. -> please twen over

page 7

yashvardhan Sing

