Digital Electronics IA-3

yashvardhan singh Electronics engg. (VLSI) Roll no. 46 230959136 yvi

Universal Shift Register (USR)


USR Block diagram

- i) Shift left
- 2) Shift Right
- 3) Parallel in Parallel out
- 4) Hold operation (Holds Data)


			•
i/p -			7°/p
	1-	So S1	
11		Select	in

50	SI	operation
0	0	hold
0)	right shift
. 1	0	left shift
. 1	. 1	PIPO

for operation selection, MUX can selection be used.





yashvardhan singh/VLSI-46/DC IA3/230959136/yus



Present State	X = 0	x=1
Α .	A/0	B/0
В	c/0	B/0
С	A/0	0/0
D	c/1	B/0
_	_	_

$$A = 000 \Rightarrow 00$$
 $B = 001 \Rightarrow 01$
 $C = 010 \Rightarrow 10$
 $D = 011 \Rightarrow 11$





	2.40		
		A Bx 00 01 11	10
	T	0° 11 ×3	×2
_	UB	= 44 als x7	× 6
JB=	X		

BX					\circ
A	00	01	11	10	
)	(X)	x S O		0 6	$ \Leftarrow K_A = \overline{BX} + BX $ $ = B \oplus X $

A BX O O I	03 12	€ KB=	$\frac{\lambda}{B}$
1		. 0	

(1) (ii) # obtained equations.


- $J_A = B\overline{x}$ $J_B = X$
- $KA = B \oplus \chi$ $K_B = \overline{\chi}$

· Z = ABX

X: input Z: output

Yashvardhan Singh 230959136

Circuit design:




- (91) (iii) · Decade wunter is a MOD-10 counter, which means this sequential circuit counts from 0 to Eq and then lusps repeating this process
 - · IC 7490 can be used for this implementation as it is a BCD Decade Counter.

		12			
count	QD	Qc	QB	QA	1
0	0	0	0	0 -	cycle starts
-	0	a	0	,	
2	0	a	ı	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	(1	
8	1	0	0	0	
9	1	0	0	1	. Ma moreals
10	0	0)	0	0	-> cycle repeats

Q() (iii)

1C 7490 Decade Counter:

Yashvardhau Singh 230959136 VLSI-46 JV



(91) (iv) 3 input odd parity generator.

- ⇒ parity is a concept used for evous detection in digital circuits.


 parity is of 2 kinds: even parity and odd parity.
 - · odd parity = odd number of 1's.
 - · even parity = even number of 1's.
 - an odd parity generator will generate an extra 1 to make the data have odd number of ones, if it pueviously had even number of ones.

DATA	11	NPU	TS	PARITY (od	d)				
×	y	Z		Р			# K-Maps:			
0	0	0		1 -	→	0	20000			
0	0	1		0 -	-	1	x 42 00 01 11 10			
0	t	0		0 -	1	2	$\circ \bigcirc \circ \circ \bigcirc \circ \circ$			
O	1	1		- 1	_)	3	1 04 05 07 06			
Ī	0	0		0 -	→	4	checkbaard config.			
1	0	1			->	S	p.			
,	1	0		_	\rightarrow	6	$P = \overline{x}\overline{y}\overline{z} + \overline{x}yz + \overline{x}yz + \overline{x}yz + \overline{x}yz + \overline{x}yz + \overline{y}z + \overline{x}yz + \overline{y}z + y$			
1	i i	1		0)	7	× YZ			
			J	- 1			$= \times \oplus (4 \oplus) = 1$			
y t-bit even odd pavity generator										

Similarly, we can design a 3 bit odd parity generator.

yashardran Singh VLSI - 46 230959136

Note: touth-table and K-map on prev. page $P = \times \oplus (\cancel{y} \oplus \cancel{z}) = \times \oplus (\cancel{y} \odot \cancel{z})$




91] V Synchronous counter dirign

These counters have flip-flops that share all of the same clock signal.

given counter sequence: 0 > 2 > 5 > 7 > 0

- · 0 → 000
- . 2 -> 010
- .5 → 101
- 7 → 111




State diagram

state & excitation:

	An	β _n	Cm	Anti	Bm+1	Cnti	DA	DB	De
Start-	->0 O	0	0	0	I	0	0)	0
_(3(7)	00	ı	0	1	0	1	1	0	1
	2 1	0	1	t	1	1	0	1	0
	(3) I	Į	1	0	0	0	0	1	0
ycle repeats	. 0	0	0				- 1	0	1
	50	1 -	0	1	σ	1	1	1	1
	6 1	0	1	1	0	0	0	0	
	7 1	1	1	0		_			







yashvardhan Singh VLSI-46 230959136 yvs.

$$0 D_A = \overline{BC} + \overline{BC}$$
$$= B \oplus C$$





$$\mathbb{Q}$$
2.) (i) $F = \sum_{m} (0,1,2,3,5,7,8,9,10,12,13)$




page 6


Q2] (i) $F = \overline{AB} + \overline{AD} + \overline{AC} + \overline{ABD}$

yashvardhan Singh 230959136 VLS1-46 yr

now we implement this using universal logic:

$$F = \frac{\overline{AB} + \overline{AD} + \overline{AC} + \overline{ABD}}{\overline{AB} \cdot \overline{AD} \cdot \overline{AC} \cdot \overline{ABD}}$$





$$F = AB\overline{D} + A\overline{B} + \overline{B}C\overline{D}$$

$$= A (B\overline{D} + \overline{B}) + \overline{B}C\overline{D}$$

$$= A (B\overline{D} + \overline{B}C) + \overline{B}C\overline{D}$$


$$= A (B\overline{D} + \overline{B}C) + \overline{B}C\overline{D}$$

$$= A (B + \overline{D}) + \overline{B}C\overline{D}$$


$$= A B + A \overline{D} + \overline{B}C\overline{D}$$

$$(92)$$
 (ii) $\overline{F} = \overline{AB + AD + BCD}$

yashvardhan Singh 230959136 VLSI-46 yuls




$$93$$
] a) $F_1 = \sum_{m} (1,2,4,7,8,11,12,13)$
 $F_2 = \sum_{m} (2,4,8)$
 $F_3 = \sum_{m} (2,3,9,11)$




$$F_{1} = \sum_{m} (0,4,6)$$

$$F_{2} = \sum_{m} (0,5)$$

$$F_{3} = \sum_{m} (1,2,3,7)$$






Full adder using decoder and logic gates

We know:

sum =
$$\sum m (1,2,4,7)$$

carry = $\sum m (3,5,6,7)$





(2)

Full Subtractor using decoder yashvardlar singh 230959136 VLS1-46

we know:


- · différence : Em(, 2, 47)
- · borrow: Em (1,2,3,7)





J3) Θ F (A,B,C,D) = Em (0,3,5,9)

yashvardhan fing
230959,136
230959.136



paje (1)