CHAPTER
08
STAGE 8 OF 15

Design 01
Silicon 02
Chemicals 03
Litho 04
Masks 05
Dep / etch 06
Metrology 07
Front end 08
Foundry 09
Memory 10
Packaging 11
Substrate 12
Test 13
Systems 14
Power 15

Transistors and the Front End

Only TSMC, Intel and Samsung make 2 nm-class transistors in volume. TSMC plans its A14 process for 2028, with more than 20 percent higher logic density than N2.

IN PLAIN TERMS

The front end of a chip factory is the part that builds the transistors, the billions of tiny switches in every chip. Each switch works like a valve. Current runs along a narrow strip of silicon called the channel, and a small voltage on a gate above the strip opens or shuts the flow. For decades chipmakers made the strips shorter, so they switched faster and more of them fit on a chip. But once the strip gets short enough, the valve stops sealing. Current leaks through even when the gate is off, and the chip burns power doing nothing. The newest kind of transistor, called gate-all-around, cuts this leak by wrapping the gate around all four sides of the strip. Building them takes a long sequence of steps that have to run in exact order. Only three companies, TSMC, Intel and Samsung, make these switches in volume. In 2024 the United States put a worldwide license requirement on the know-how for building them, with an exception for countries that impose matching controls.

IN SHORT

Intel's 18A process shipped gate-all-around transistors together with backside power, a second power network built underneath them[1]. TSMC says its A14 process will give up to 15 percent more speed or up to 30 percent less power than N2[2]. Rapidus, a state-backed newcomer in Japan, said in July 2025 that it would begin 2 nm mass production in 2027[3].

China's SMIC makes 7 nm-class chips without extreme-ultraviolet (EUV) lithography, the most advanced way to print chip patterns[4]. China has announced $43 billion to develop its own EUV[5]. In September 2025 the Center for Strategic and International Studies judged that EUV remains firmly out of reach[5].

1 Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel, 16 June 2026. intc.com
2 TSMC Unveils Next-Generation A14 Process at North America Technology Symposium. TSMC, 24 April 2025. pr.tsmc.com
3 Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with... Rapidus, 18 July 2025. rapidus.inc
4 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's? SemiAnalysis, 14 June 2026. newsletter.semianalysis.com
5 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements. Center for Strategic and International Studies, 24 September 2025. csis.org

CHOKEPOINT CARD

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme Three or fewer firms could supply this stage today, or one firm holds more than half of it.	**Hard** TSMC, Intel and Samsung all make chips with gate-all-around transistors, the newest kind[6].	**$17,000** per 300 mm wafer on TSMC's 4NP process, Epoch AI's December 2025 estimate[7]

WHO LEADS	TW	**TSMC** N2 in volume production since 4Q25, TSMC's first nanosheet node[8]
	US	**Intel** 18A in high-volume production in the United States, as of 2026[9]
	KR	**Samsung Foundry** Started initial production of its 3 nm gate-all-around process in June 2022[10]
	CN	**SMIC** N+3, a 7 nm-class process made without EUV, SemiAnalysis found in June 2026[4]
	JP	**Rapidus** Said in July 2025 it would begin 2 nm mass production in 2027[3]
WHERE IT IS MADE	TW	**Taiwan** TSMC N2 at Fab 20 Hsinchu and Fab 22 Kaohsiung
	US	**United States** Intel 18A at Fab 52, Arizona
	KR	**South Korea** Samsung Hwaseong and Pyeongtaek
	JP	**Japan** Rapidus Chitose, Hokkaido
	CN	**China** SMIC Shanghai and Beijing 300 mm lines
WHY SUBSTITUTION IS SLOW		Rapidus, a newcomer, is building on IBM's 2 nm technology under a December 2022 agreement[11]. Since September 2024 the United States has required a license to share the know-how for building these transistors, except with countries that impose matching controls[12].


WHERE CHINA STANDS	WHERE THE US STANDS
SMIC ships its N+3 process, which SemiAnalysis measured in June 2026 at 113.4 million transistors per square millimeter[4]. It builds its tightest layers in several patterning steps because it cannot buy an extreme-ultraviolet scanner[4].	In August 2025 Intel called itself the only chipmaker that both develops and manufactures leading-edge logic chips in the United States[13]. It says its 18A process brought gate-all-around transistors and backside power to market together in 2025[1].

Nvidia's Blackwell GPU holds 208 billion switches on two dies, each die the largest a lithography machine can print in one shot[14]. Every switch has to turn on fully, let almost no current through when off, and keep doing it for years. Making the switches is called the front end of line. Wiring them together is the back end of line.

1 Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel, 16 June 2026. intc.com
3 Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with... Rapidus, 18 July 2025. rapidus.inc
4 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's? SemiAnalysis, 14 June 2026. newsletter.semianalysis.com
6 Intel Panther Lake Teardown. SemiAnalysis, 26 September 2026. newsletter.semianalysis.com
7 NVIDIA's B200 costs around $6,400 to produce. Epoch AI, 10 December 2025. epoch.ai
8 2nm Technology. TSMC, accessed 9 September 2026. tsmc.com
9 Intel 18A: See Our Biggest Process Innovation. Intel, accessed 18 October 2026. intel.com
10 Samsung Begins Chip Production Using 3nm Process Technology With GAA... Samsung Global Newsroom, 30 June 2022. news.samsung.com
11 IBM and Rapidus Form Strategic Partnership to Build Advanced Semiconductor... Rapidus, 13 December 2022. rapidus.inc
12 Commerce Control List Additions and Revisions; Implementation of Controls on... Federal Register, 6 September 2024. federalregister.gov
13 Intel and Trump Administration Reach Historic Agreement to Accelerate American... Intel, 22 August 2025. intc.com
14 NVIDIA Blackwell Architecture. Nvidia, 18 December 2025. nvidia.com

How it works

Why the gate wraps around the channel



1. **Inside a chip.** An AI chip does all its work with transistors, tiny switches built into the silicon. One Nvidia Blackwell GPU holds 208 billion of them. Making the switches is the front end of the factory, and wiring them together comes after.
2. **On.** Each one is a switch. Seen end on, current flows through a strip of silicon, the channel, and the gate sits on top.
3. **Off, leaking.** Switching off, the gate squeezes the flow shut, but only near itself. In a tiny transistor, current still leaks through the part it cannot reach.
4. **Fin.** Stand the channel on edge as a fin, and the gate covers three sides. Much less gets through.
5. **All around.** Split it into thin sheets and wrap the gate around every side, and it shuts far tighter. That lets the switches keep shrinking, so each new chip can pack in more of them.

Simplified. The channel is seen end on, cut across the gate, with current drawn as points of light. Not to scale.

The front end builds the transistors in a fixed order, starting with the channel. In a FinFET, the older design, the fab etches the silicon into thin fins that stand up from the wafer. The gate then goes over the top and both sides of each fin, three sides instead of one.

In a gate-all-around transistor, the fab instead grows alternating layers of silicon and silicon-germanium and cuts the stack into narrow bars[15]. It lays a placeholder, called a dummy gate, across each bar where the real gate will go[16]. On either side of the placeholder it cuts deep trenches where the source and drain, the two ends of the channel, will go[17]. Through those trenches it etches the silicon-germanium layers back a little and fills the gaps with an insulator, the inner spacer, which keeps the gate apart from the source and drain[15]. Then it grows the source and drain as crystal inside the trenches, a step called epitaxy[17].

15 Entering the nanosheet transistor era. Imec, 11 February 2022. imec-int.com
16 Development of SiGe Indentation Process Control for Gate-All-Around FET... ArXiv, 12 January 2022. arxiv.org
17 Applied Materials Unveils Next-Gen Chipmaking Products to Supercharge AI... Applied Materials, 7 October 2025. ir.appliedmaterials.com

Only then does the fab remove the placeholder and etch away the silicon-germanium, leaving thin silicon sheets that hang between the source and drain like shelves[15]. The inner spacer shields the source and drain from that etch[16]. The fab coats every sheet with an insulating film a few atoms thick, so the gate can control the channel without touching it. Gate metal then fills the gaps above, below and beside each sheet, covering all four sides[18]. Last come the contacts, small metal plugs down to the source, the drain and the gate, ready for the wiring layers above.

Each of those steps is a separate deposition, etch or implant. An implant step, called ion implantation, fires atoms of boron or phosphorus into chosen patches of silicon so they conduct the way the design needs. The steps have to run in exact order, because later layers cover earlier ones. Once gate metal surrounds a sheet, the insulator can no longer go between them.

Current leaks in two main ways, straight through the gate insulator and along the channel from end to end while the gate is off. The second grows as the channel gets shorter, and wrapping the gate around the channel reduces it. Three fixes deal with the two leaks:

- **Better insulator.** A thicker hafnium-based film, paired with a metal gate, lets fewer electrons slip straight through yet controls the channel as tightly as before. Intel replaced the silicon dioxide insulator with it at 45 nm in 2007[19]. It said the new film cut leakage through the insulator more than tenfold[19]. With the metal gate, it could either raise the current a switch carries when on by more than 20 percent or cut leakage along the channel more than fivefold[19].
- **More gate.** Fins and nanosheets wrap gate metal around more sides of the channel.
- **Thinner channel.** The fab thins the silicon until no current can flow where the gate cannot reach it.

Variants and trade-offs

Planar and FinFET

A planar transistor lays the gate on one side of a flat channel. As the channel shortens, the gate loses control of it. A fin stands the channel on edge so the gate covers three sides. But each fin adds a fixed amount of current, so a designer who needs more current has to add a whole fin.

Gate-all-around nanosheets

A nanosheet transistor lays the channel flat again, stacks two to four thin sheets and wraps gate metal around each one. The sheets can be drawn at different widths, so current can be set in finer steps. TSMC sells this as NanoFlex, which lets designers mix short logic cells for small area with tall cells for performance[20].

15 Entering the nanosheet transistor era. Imec, 11 February 2022. imec-int.com

16 Development of SiGe Indentation Process Control for Gate-All-Around FET... ArXiv, 12 January 2022. arxiv.org

18 Applied Materials Technologies Enable 2D Scaling with EUV and 3D... Applied Materials, 21 April 2022. ir.appliedmaterials.com

19 Intel's Transistor Technology Breakthrough Represents Biggest Change to... Intel, 27 January 2007. intel.com

20 TSMC Celebrates 30th North America Technology Symposium with Innovations... TSMC, 24 April 2024. pr.tsmc.com

TSMC's N2, its first nanosheet node, entered volume production in the fourth quarter of 2025[8]. TSMC rates the follow-on N2P at 18 percent more speed at the same power and 36 percent less power at the same speed than its earlier N3E[21]. It gives N2P 1.2 times the logic density of N3E and 1.15 times its chip density, two separate measures[21].

Intel's version, called RibbonFET, is built into its 18A process, which Intel says is in high-volume production in the United States[9]. An improved version, 18A-P, adds another 9 percent performance at the same power[1]. Samsung got there first, starting initial production of its 3 nm gate-all-around process in June 2022[10]. But SemiAnalysis reported in February 2023 that, because of yield problems, high-volume chips on Samsung's 3 nm gate-all-around technology were expected only in 2024[22].

Those numbers are the foundries' own claims until someone measures the silicon. Each foundry picks its own baseline, and none publishes a density figure that can be compared with a rival's.

TSMC's published chip density gains (a separate measure from the logic density it also quotes), each over the baseline TSMC names, with A16 at its stated maximum



Source: TSMC advanced technologies, HPC platform

Backside power delivery

In a conventional chip, power and signal share one stack of copper wiring above the transistors, where wide power rails crowd out the signal wires. With backside power, the fab grinds the wafer thin and builds a second network for power underneath it.

Intel's version, PowerVia, is part of 18A, and Intel calls it an industry first[9]. It cut routed area by 11 percent and dynamic voltage droop tenfold[1]. Droop is the sag in supply voltage when a block of logic switches on at once. TSMC's Super Power Rail connects the backside network directly to each transistor's source and drain, the two ends of its channel[23]. Against N2P, TSMC rates A16, which uses Super Power Rail, at 8 to 10 percent more speed, 15 to 20 percent less power and up to 1.10 times the chip density[21].

TSMC plans to start A14 production in 2028, with more than 20 percent higher logic density than N2[2]. It said in April 2026 that two more processes, A13 and A12, are scheduled to enter production in 2029[24]. A13 is a direct shrink of A14

1 Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel, 16 June 2026. intc.com
2 TSMC Unveils Next-Generation A14 Process at North America Technology Symposium. TSMC, 24 April 2025. pr.tsmc.com
8 2nm Technology. TSMC, accessed 9 September 2026. tsmc.com
9 Intel 18A: See Our Biggest Process Innovation. Intel, accessed 18 October 2026. intel.com
10 Samsung Begins Chip Production Using 3nm Process Technology With GAA... Samsung Global Newsroom, 30 June 2022. news.samsung.com
21 HPC Platform – Advanced Technologies. TSMC, accessed 9 September 2026. tsmc.com
22 The Future of the Transistor. SemiAnalysis, 21 February 2023. newsletter.semianalysis.com
23 Clash of the Foundries: Gate All Around + Backside Power at 2nm. SemiAnalysis, 1 October 2024. newsletter.semianalysis.com
24 TSMC Debuts A13 Technology at 2026 North America Technology Symposium. TSMC, 23 April 2026. pr.tsmc.com

with 6 percent area savings, and A12 adds Super Power Rail to the A14 platform[24].

TSMC's logic roadmap beyond N2, from its own announcements

- 2028 — N2U, 3-4% faster or 8-10% lower power than N2P
- 2028 — A14, the base node for A13 and A12
- 2029 — A13, a direct shrink of A14 for 6% area savings
- 2029 — A12, the A14 platform with Super Power Rail backside power

Source: TSMC, 2026 North America Technology Symposium

CFET and what comes after

A basic logic circuit needs two transistors that switch on opposite signals, and in production chips the two sit side by side. Complementary field-effect transistors, or CFETs, stack the two on top of each other[25]. The research institute imec sees them as an attractive design for logic nodes beyond 1 nm[25].

The back end of line

Wiring has become as hard to make as the transistor. Copper seeps into the insulator around it, so every wire needs a barrier, a liner and a cap[26]. As the most critical wiring levels drop below a 20 nm pitch, those extra layers take a large share of the wire's width[26]. Pitch is the distance from the center of one wire to the center of the next. Two metals are moving into those narrow levels.

- **Ruthenium** shows promise for use without a barrier, which would keep the wire's resistance low[26]. imec has demonstrated ruthenium lines at a 16 nm pitch[27].
- **Molybdenum** conducts worse than copper in bulk, with a resistivity of 5.3 microhm-cm against copper's 1.68[28]. But in a thin film it has up to 30 percent lower resistivity than tungsten and needs no barrier either, so chipmakers are putting it into some contacts and local wiring layers[28].

Who makes it

TSMC, Intel and Samsung build gate-all-around nodes with extreme-ultraviolet (EUV) lithography. China's SMIC builds 7 nm-class nodes without it[4].

4 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's? SemiAnalysis, 14 June 2026. newsletter.semianalysis.com
24 TSMC Debuts A13 Technology at 2026 North America Technology Symposium. TSMC, 23 April 2026. pr.tsmc.com
25 CFET (complementary FET). Imec, 16 June 2022. imec-int.com
26 Semi-damascene metallization. Imec, 31 October 2024. imec-int.com
27 16nm Ru lines using semi-damascene integration approach. Imec, 3 June 2025. imec-int.com
28 Molybdenum's Role in Ultra-Fast Computing: The Metal Behind the Speed. Entegris, 18 May 2026. blog.entegris.com

SemiAnalysis reported in September 2026 that Intel's Panther Lake, Samsung's Exynos 2600 and Apple's A20 Pro, made on TSMC's N2, all use gate-all-around transistors[6]. In August 2025 Intel called itself the only semiconductor company that both develops and manufactures leading-edge logic chips in the United States[13].

In July 2025 Rapidus, a state-backed newcomer in Japan, said it had started making 2 nm prototypes at its plant in Chitose, Hokkaido, and would begin mass production in 2027[3]. Its process builds on IBM's 2 nm technology, which the two firms agreed in December 2022 to develop further for production at Rapidus's plant in Japan[11]. By June 2026 Rapidus had raised 424.95 billion yen in equity, the latest 150 billion yen from a state agency[29]. It has also received government research subsidies since fiscal 2022[29].

A node's name, such as 7 nm, does not measure any feature on the chip. Applied Materials, a toolmaker, said in 2022 that chipmakers raise density in two ways, by printing smaller features and by laying out each logic cell more tightly[18]. SMIC's N+3, its third-generation 7 nm process, sets its narrowest wires 32.5 nm apart, tighter than the 36 nm in Intel's Panther Lake chips on 18A[4]. But 18A allows 32 nm, and SemiAnalysis called the comparison an incomplete, cherry-picked metric[4]. N+3 packs 113.4 million transistors per square millimeter, against 107.7 for TSMC's N6[4].

AI accelerators have usually trailed the leading edge. A die as large as theirs is more likely to hold a defect[30]. So the share of dies that work, called the yield, gets high enough only once a process has run long enough to cut its defect rate.

Blackwell uses a custom TSMC 4NP process[14]. Epoch AI estimated in December 2025 that a 300 mm wafer on that process costs $17,000[7]. AMD's MI455X, launched on 23 July 2026, lists TSMC 2 nm and 3 nm silicon[31]. It spreads its compute across eight separate dies[32].

SRAM is the fast memory on the logic die. SemiAnalysis reported in 2024 that the cell that holds one bit had barely shrunk since the 5 nm node[23]. TSMC said in 2025 that its 2 nm SRAM uses a 0.021 square-micrometer cell and gets 1.1 times the density of its previous node by tuning design and process together[33]. See Memory and HBM.

3 Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with... Rapidus, 18 July 2025. rapidus.inc
4 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's? SemiAnalysis, 14 June 2026. newsletter.semianalysis.com
6 Intel Panther Lake Teardown. SemiAnalysis, 26 September 2026. newsletter.semianalysis.com
7 NVIDIA's B200 costs around $6,400 to produce. Epoch AI, 10 December 2025. epoch.ai
11 IBM and Rapidus Form Strategic Partnership to Build Advanced Semiconductor... Rapidus, 13 December 2022. rapidus.inc
13 Intel and Trump Administration Reach Historic Agreement to Accelerate American... Intel, 22 August 2025. intc.com
14 NVIDIA Blackwell Architecture. Nvidia, 18 December 2025. nvidia.com
18 Applied Materials Technologies Enable 2D Scaling with EUV and 3D... Applied Materials, 21 April 2022. ir.appliedmaterials.com
23 Clash of the Foundries: Gate All Around + Backside Power at 2nm. SemiAnalysis, 1 October 2024. newsletter.semianalysis.com
29 Rapidus Completes 150 Billion Yen Funding Round from Japan Government. Rapidus, 5 June 2026. rapidus.inc
30 Behrooz Parhami, Dependable Computing: A Multilevel Approach, part 2. University of California, Santa Barbara, 11 October 2020, p. 8. web.ece.ucsb.edu
31 AMD Instinct™ MI455X GPUs. AMD, accessed 9 September 2026. amd.com
32 AMD Instinct MI455X GPU. AMD, 20 July 2026. amd.com
33 A 38.1Mb/mm2 SRAM in a 2nm-CMOS-Nanosheet Technology for High-Density and... TSMC, 2025. research.tsmc.com

The chokepoint

TSMC, Intel and Samsung do not sell their leading-edge process flows, which set the steps, their order and the tools for each. In September 2024 the United States put a worldwide license requirement on the know-how for building gate-all-around transistors, with an exception for countries that impose matching controls[12].

China launched its third National Integrated Circuit Fund in May 2024 with 344 billion yuan, about $47 billion[34]. But China cannot buy EUV scanners. Its 7 nm chips have been made instead on deep-ultraviolet machines, a generation behind EUV, stockpiled from ASML, the Dutch scanner maker, before export restrictions took effect[5]. SMIC gets fine features out of them by building its tightest layers in several patterning steps[4].

In July 2026 Reuters reported that a Shanghai state firm had begun making home-grown immersion deep-ultraviolet scanners[35]. Citing The Information, it said the firm planned about five that year and roughly 20 in 2027[35]. Reuters's own source said the firm's machine still needed testing and was far from matching ASML's models[35].

Domestic EUV is further off. China has announced $43 billion to develop it[5]. In September 2025 the Center for Strategic and International Studies (CSIS) judged that EUV remains firmly out of reach despite massive state investment[5].

See Lithography and Who Controls the Chain.

FOUR QUESTIONS TO ANSWER FROM MEMORY

1. Why do the newest transistors wrap the gate around the channel?
   see How it works
2. Which companies make these gate-all-around transistors in volume?
   see Who makes it
3. Why is the front end, the part of a fab that builds the transistors, hard for a new firm to enter? see The chokepoint
4. How does China's SMIC make advanced chips without an EUV machine?
   see The chokepoint

FOUR THINGS TO REMEMBER

- The newest transistors wrap the gate around all four sides of the channel to cut the current that leaks when the switch is off.
- Only TSMC, Intel and Samsung make them in volume.

4 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's? SemiAnalysis, 14 June 2026. newsletter.semianalysis.com

5 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements. Center for Strategic and International Studies, 24 September 2025. csis.org

12 Commerce Control List Additions and Revisions; Implementation of Controls on... Federal Register, 6 September 2024. federalregister.gov

34 China launches $47bn chip fund to counter U.S. restrictions. Nikkei Asia, 27 May 2024. asia.nikkei.com

35 China starts production of home-grown immersion DUV chipmaking tools, source... Reuters, 28 July 2026. reuters.com

- TSMC, Intel and Samsung do not sell their leading-edge process flows, so a newcomer has to develop its own or build on another firm's, as Rapidus is doing with IBM's.
- China's SMIC makes 7 nm-class chips without EUV by building its tightest layers in several patterning steps.

SOURCES (35)

1. A Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel · 16 June 2026
www.intc.com/news-events/press-releases/detail/1772/intel-foundry-details-process-milestones-and-future
2. A TSMC Unveils Next-Generation A14 Process at North America Technology Symposium. TSMC · 24 April 2025
pr.tsmc.com/english/news/3228
3. A Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors. Rapidus · 18 July 2025
www.rapidus.inc/en/news_topics/information/rapidus-achieves-significant-milestone-at-its-state-of-the-art-foundry-with-prototyping-of-leading-edge-2nm-gaa-transistors/
4. B Is SMIC N+3's Metal Pitch Smaller than Intel 18A's?. SemiAnalysis · 14 June 2026
newsletter.semianalysis.com/p/steel-smic-n3-teardown
5. A Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements. Center for Strategic and International Studies · 24 September 2025
www.csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chinese-lithography
6. B Intel Panther Lake Teardown. SemiAnalysis · 26 September 2026
newsletter.semianalysis.com/p/intel-panther-lake-teardown
7. A NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025
epoch.ai/data-insights/b200-cost-breakdown
8. A 2nm Technology. TSMC · Accessed 9 September 2026
www.tsmc.com/english/dedicatedFoundry/technology/logic/l_2nm
9. A Intel 18A: See Our Biggest Process Innovation. Intel · Accessed 18 October 2026
www.intel.com/content/www/us/en/foundry/process/18a.html
10. A Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture. Samsung Global Newsroom · 30 June 2022
news.samsung.com/global/samsung-begins-chip-production-using-3nm-process-technology-with-gaa-architecture
11. A IBM and Rapidus Form Strategic Partnership to Build Advanced Semiconductor Technology and Ecosystem in Japan. Rapidus · 13 December 2022
www.rapidus.inc/en/news_topics/information/ibm-and-rapidus-form-strategic-partnership-to-build-advanced-semiconductor-technology-and-ecosystem-in-japan/
12. A Commerce Control List Additions and Revisions; Implementation of Controls on Advanced Technologies Consistent With Controls Implemented by International Partners. Federal Register (Commerce Department; Industry and Security Bureau) · 6 September 2024
www.federalregister.gov/documents/2024/09/06/2024-19633/commerce-control-list-additions-and-revisions-implementation-of-controls-on-advanced-technologies
13. A Intel and Trump Administration Reach Historic Agreement to Accelerate American Technology and Manufacturing Leadership. Intel · 22 August 2025
www.intc.com/news-events/press-releases/detail/1748/intel-and-trump-administration-reach-historic-agreement-to
14. A NVIDIA Blackwell Architecture. Nvidia · 18 December 2025
www.nvidia.com/en-us/data-center/technologies/blackwell-architecture/
15. A Entering the nanosheet transistor era. imec · 11 February 2022
www.imec-int.com/en/articles/entering-nanosheet-transistor-era-0
16. A Development of SiGe Indentation Process Control for Gate-All-Around FET Technology Enablement. arXiv · 12 January 2022
arxiv.org/abs/2201.04725
17. A Applied Materials Unveils Next-Gen Chipmaking Products to Supercharge AI Performance. Applied Materials · 7 October 2025
ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-next-gen-chipmaking-products
18. A Applied Materials Technologies Enable 2D Scaling with EUV and 3D Gate-All-Around Transistors. Applied Materials · 21 April 2022
ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-technologies-enable-2d-scaling-euv-and-3d-gate
19. A Intel's Transistor Technology Breakthrough Represents Biggest Change to Computer Chips in 40 Years. Intel · 27 January 2007
www.intel.com/pressroom/archive/releases/2007/20070128comp.htm

20. A TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership. TSMC · 24 April 2024
pr.tsmc.com/english/news/3136

21. A HPC Platform – Advanced Technologies. TSMC · Accessed 9 September 2026
www.tsmc.com/english/dedicatedFoundry/technology/platform_HPC_tech_advancedTech

22. B The Future of the Transistor. SemiAnalysis · 21 February 2023
newsletter.semianalysis.com/p/the-future-of-the-transistor

23. B Clash of the Foundries: Gate All Around + Backside Power at 2nm. SemiAnalysis · 1 October 2024
newsletter.semianalysis.com/p/clash-of-the-foundries

24. A TSMC Debuts A13 Technology at 2026 North America Technology Symposium. TSMC · 23 April 2026
pr.tsmc.com/english/news/3302

25. A CFET (complementary FET). imec · 16 June 2022
www.imec-int.com/en/articles/imec-puts-complementary-fet-cfet-logic-technology-roadmap

26. A Semi-damascene metallization. imec · 31 October 2024
www.imec-int.com/en/articles/semi-damascene-metallization-inflection-point-back-end-line-processing

27. A 16nm Ru lines using semi-damascene integration approach. imec · 3 June 2025
www.imec-int.com/en/press/imec-demonstrates-16nm-pitch-ru-lines-record-low-resistance-obtained-using-semi-damascene

28. A Molybdenum's Role in Ultra-Fast Computing: The Metal Behind the Speed. Entegris · 18 May 2026
blog.entegris.com/molybdenums-role-in-ultra-fast-computing-the-metal-behind-the-speed

29. A Rapidus Completes 150 Billion Yen Funding Round from Japan Government. Rapidus · 5 June 2026
www.rapidus.inc/en/news_topics/information/20260605-2/

30. A Behrooz Parhami, Dependable Computing: A Multilevel Approach, part 2. University of California, Santa Barbara · 11 October 2020 · p. 8
web.ece.ucsb.edu/~parhami/docs_folder/f33-book-dep-comp-pt2.pdf#page=8

31. A AMD Instinct™ MI455X GPUs. AMD · Accessed 9 September 2026
www.amd.com/en/products/accelerators/instinct/mi400/mi455x.html

32. A AMD Instinct MI455X GPU. AMD · 20 July 2026
www.amd.com/content/dam/amd/en/documents/products/accelerators/instinct/amd-instinct-mi455x_brochure.pdf

33. A A 38.1Mb/mm2 SRAM in a 2nm-CMOS-Nanosheet Technology for High-Density and Energy-Efficient Compute. TSMC · 2025
research.tsmc.com/page/memory/4.html

34. B China launches $47bn chip fund to counter U.S. restrictions. Nikkei Asia · 27 May 2024
asia.nikkei.com/spotlight/supply-chain/china-launches-47bn-chip-fund-to-counter-u.s.-restrictions

35. B China starts production of home-grown immersion DUV chipmaking tools, source says. Reuters · 28 July 2026
www.reuters.com/world/china/china-starts-production-home-grown-immersion-duv-chipmaking-tools-source-2026-07-28/

Made by **Yashvardhan Sharma** with Claude. Corrections and questions: contact@chipsupplychain.org.

A company filings, governments, standards bodies, universities and research institutions; **B** SemiAnalysis, Reuters, the Financial Times and Nikkei Asia.

HOW TO CITE THIS CHAPTER

> Sharma, Yashvardhan. "Transistors and the Front End." *Chip Supply Chain: How AI Chips Are Made*. Edition of 21 October 2026. https://chipsupplychain.org/transistors-and-front-end/

```
@misc{chipsupplychain2026transistorsandfrontend,
  title        = {Transistors and the Front End},
  author       = {Sharma, Yashvardhan},
  howpublished = {Chip Supply Chain: How AI Chips Are Made},
  year         = {2026},
  month        = {October},
  note         = {Edition of 21 October 2026},
  url          = {https://chipsupplychain.org/transistors-and-front-end/}
}
```