


CHIP SUPPLY CHAIN

How AI chips are made

Every stage of the supply chain, and who controls it.

Yashvardhan Sharma with Claude

The Chain: seventeen chapters.

Printed from chipsupplychain.org · Updated 1 October 2026

HOW TO READ A CHAPTER

Each of the fifteen stage chapters opens with a chokepoint card.

Concentration. How many firms credibly supply this stage: Extreme, High, Moderate or Low.

Substitutability. How hard it would be for a well-funded state or firm to build an alternative: Easy, Moderate, Hard or Very hard, rated against four tests.

Price or market size. What one unit costs, or what the stage earns in a year.

The card also gives where China and the United States stand. The chapters run in process order.

Contents

01 Chip Design, EDA and IP 3

02 Silicon and Wafers 11

03 Chemicals, Gases and Photoresist 18

04 Lithography 25

05 Photomasks and Pellicles 34

06 Deposition and Etch 41

07 Metrology and Inspection 49

08 Transistors and the Front End 56

09 Foundries and Fabs 63

10 Memory and HBM 70

11 Advanced Packaging 77

12 Substrates and PCBs 85

13 Test and Assembly 92

14 Systems and Networking 99

15 Data Centers and Power 106

16 The Economics of AI Chips 113

17 Geopolitics 120

CHAPTER
01
STAGE 1 OF 15

Chip Design, EDA and IP

The cheapest stage in the chain to fund and one of the most concentrated. Three software firms sell the tools used to design every leading-edge AI accelerator.

IN PLAIN TERMS

Chip design turns an idea for a new chip into a complete blueprint. A chip holds billions of transistors, tiny electrical switches, and the blueprint fixes where each one sits and how it is wired to the others. The chip works in ticks, and a signal has to cross those wires within one tick, less than a billionth of a second. Software from three companies, Synopsys, Cadence and Siemens, lays out a plan like that, checks it and signs it off, and a chip factory accepts only designs that have passed those tools. The factory prints each layer of the design onto silicon through a stencil, and changing the plan after that takes new stencils and a few months. Withhold the software and no new chip can be designed.

IN SHORT

In January 2021 CSET at Georgetown University found that only US firms sold design software with the full range of capabilities needed to design leading-edge chips [17]. The US government can cut that software off with a letter, and in 2025 it did so for China from late May to 2 July [1]. In May 2026 SemiAnalysis reported that every advanced chip is designed with software from Synopsys, Cadence and Siemens EDA, and that local design-software companies in China were winning share at mature nodes [4].

17 **The Semiconductor Supply Chain - Issue Brief.** Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

1 **CADENCE DESIGN SYSTEMS INC, Form 8-K current report for the period ended 2025-07-02 (8-K).** U.S. Securities and Exchange Commission (filing by CADENCE DESIGN SYSTEMS INC) · 3 July 2025 [A] sec.gov/Archives/edgar/data/813672/000081367225000093/cdns-20250702.htm

4 **EDA Market Primer.** SemiAnalysis · 21 May 2026 [B] newsletter.semianalysis.com/p/eda-market-primer

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	Hard Only three complete sets of chip design software exist, and a fourth would have to be written from nothing and approved by a foundry.	**A 3 nm photomask set costs about $40M, and startups have designed and taped out a 7 nm chip for $50-75M**

WHO LEADS

- US **Synopsys** $7.054B revenue in the fiscal year ended 31 October 2025, Ansys included from July; 90%+ of the timing-signoff market
- US **Cadence** $5.30B revenue in calendar 2025; 55-60% of the hardware emulator market
- DE **Siemens EDA** An estimated $2.2-2.5B revenue in 2025; 85%+ of physical verification, the final layout check
- GB **Arm** About 50% of processor compute at the top cloud firms, fiscal 2026
- US **Broadcom** $16.7B of AI chip revenue in the third quarter of fiscal 2026

WHERE IT IS MADE

- US **United States** Synopsys, Cadence, Broadcom, Marvell, Nvidia, AMD; Siemens EDA's main sites
- GB **United Kingdom** Arm processor and interconnect designs, licensed from Cambridge
- TW **Taiwan** Alchip, Global Unichip and MediaTek: design services that carry a chip to the factory
- IL **Israel** Annapurna Labs, the AWS design house behind Trainium and Graviton
- IN **India** Nearly 20% of the world's chip design engineers, on the Indian government's count

WHY SUBSTITUTION IS SLOW

Three complete sets of chip design software exist today. Changing one tool, such as the synthesis tool, means re-running the later steps of the design, and the foundry that makes the chip specifies which signoff tools its customers must use. A newcomer would have to write a fourth set from nothing and win that foundry approval. CSET at Georgetown University found in 2021 that Chinese design tools largely did not support the newest manufacturing processes.

WHERE CHINA STANDS

China designs its own AI accelerators, but Huawei's best, the Ascend 950, delivers about half the computing performance of Nvidia's H100 from 2022, on Epoch AI's estimate. CSET at Georgetown University found in 2021 that Chinese design software largely did not support the newest manufacturing processes. The US government required a license for design-software sales to China from late May to 2 July 2025, then lifted that

requirement.	WHERE THE US STANDS The United States has the two largest design-software vendors and the leading custom-chip design houses. Siemens EDA is German-owned, but the American technology inside it still needs US export licenses.

Design is the only stage in this chain without a factory, and the easiest for a government to cut off. In late May 2025 the US government required a license to sell chip design software to anyone in China, and Cadence cut off its Chinese customers until the rule was lifted on 2 July [1].

How it works

Design runs in five stages, each one's output the next one's input, all of it in software.


- **Architecture.** Engineers fix the shape of the chip: how wide the block that multiplies numbers is, how much fast on-chip memory sits beside it, how many high-bandwidth memory stacks line the edges. The output is a plan.
- **RTL.** Engineers write the plan as register-transfer-level code, RTL, in the hardware language SystemVerilog. A register is a small store on the chip that holds one number, and the clock is the tick that moves every register forward together. The code says what every register holds on every tick, and the output is a text description of the whole chip.
- **Verification.** A large team checks that the code does what the plan says. They run it in simulation, prove parts of it correct with mathematics, and load it into emulators, cabinets of reprogrammable chips that behave like the design, so the chip's own software can boot before any silicon exists.
- **Physical design.** Software swaps each piece of the code for a logic cell, a small ready-made circuit the foundry has already proved it can make, then places the cells on the chip, wires them together and proves that every signal arrives in time.
- **Tape-out.** The handover. Software turns the placed layout into pattern files for the mask shop. First it pre-distorts each shape so that it prints as drawn, which is optical proximity correction; then it cuts the layout into the files a mask writer reads, which is mask data preparation.

All that checking exists because each revision after tape-out needs at least some new masks [2]. A full set costs more than $1 million at 28 nm, more than $10 million at 7 nm and about $40 million at 3 nm, and a whole leading-edge chip has gone from design to tape-out on TSMC 7 nm for $50 million to $75 million, everything included [2]. The nanometer labels name generations of the process, each finer than the last, and no longer measure anything.

1 CADENCE DESIGN SYSTEMS INC, Form 8-K current report for the period ended 2025-07-02 (8-K). U.S. Securities and Exchange Commission (filing by CADENCE DESIGN SYSTEMS INC) · 3 July 2025 [A] sec.gov/Archives/edgar/data/813672/000081367225000093/cdns-20250702.htm

2 The Dark Side Of The Semiconductor Design Renaissance – Fixed Costs Soaring Due To Photomask Sets, Verification, and Validation. SemiAnalysis · 24 July 2022 [B] newsletter.semianalysis.com/p/the-dark-side-of-the-semiconductor

What one photomask set costs, by node ($M). The 28 nm and 7 nm figures are minimums $M



Source: SemiAnalysis, The Dark Side of the Semiconductor Design Renaissance, July 2022

Variants and trade-offs

Merchant GPU versus custom ASIC

Nvidia designs Blackwell once and sells it to everyone, so the buyer gets mature software and a resale market. A custom accelerator, an ASIC built for one company's own workload, is narrower and tuned to that one workload. Google's seventh-generation tensor processing unit, Ironwood, carries 192 GB of memory per chip, six times its predecessor's, and delivers twice the performance per watt [3].

The EDA flow

Three complete flows exist, and a change of synthesis tool means re-running place-and-route, signoff and physical verification [4]. Foundries also specify which signoff tools their customers must use for tape-out [4]. Synopsys alone holds more than 90 percent of static timing analysis, the check that proves a chip will run at its rated speed [4], so inside some steps of the flow one vendor holds most of the market.

Each leading vendor's share of its own design-software segment. Lower end of each reported range %



Source: SemiAnalysis, EDA Market Primer, May 2026

Buy the IP or build it

Design houses license the processor cores, the interface controllers and the blocks that drive high-bandwidth memory. Arm licenses processor designs, and in fiscal 2026 it reported $4.92 billion of revenue, $2.61 billion of it royalties, and said it held about 50 percent of processor compute at the top cloud firms [5]. The memory interface is a demanding block, because it has to hold its timing across

3 Ironwood: The first Google TPU for the age of inference. Google · 9 April 2025 [A] blog.google/innovation-and-ai/infrastructure-and-cloud/google-cloud/ironwood-tpu-age-of-in…

4 EDA Market Primer. SemiAnalysis · 21 May 2026 [B] newsletter.semianalysis.com/p/eda-market-primer

5 Arm delivers record-breaking quarter and full-year results. Arm · 6 May 2026 [A] newsroom.arm.com/news/arm-q4-fye26-results

thousands of microscopic solder bumps into a stacked memory die. RISC-V, the open instruction set that needs no license, handles the small control tasks on the chip, and Nvidia now uses it in every GPU[6].

Chiplets


The reticle limit, the largest area a scanner can print in one exposure, limits how large a single die can grow [7]. Many large accelerators are built from chiplets, several smaller dies wired together, and UCIe is an open industry standard for the links between them inside a package [8]. Version 3.0 of UCIe adds 48 and 64 GT/s data rates [8]. Broadcom's 3.5D XDSiP platform packs more than 6,000 mm2 of silicon and 12 high-bandwidth memory stacks into one package [7].

Who makes it

Design software and licensed blocks were an $18 billion market in 2025, and Synopsys, Cadence and Siemens EDA took more than 85 percent of it, with no other vendor above 5 percent in any core category [4].

Synopsys is the largest. Its own results put revenue at $7.054 billion for the fiscal year to 31 October 2025, with Ansys, bought that July, contributing $756.6 million [9]. Cadence, whose year ends in December, took $5.297 billion in calendar 2025 [10]. The two fiscal years do not line up, so any total for this market depends on which twelve months are counted and on how much of Ansys it includes.

Design software and licensed-block revenue share, 2025. Synopsys includes Ansys %



Source: SemiAnalysis, EDA Market Primer, May 2026. Shares calculated from its revenue figures, with Siemens EDA at the middle of its $2.2-2.5B estimate

Design services, where one firm turns another's specification into a manufacturable chip, are narrower again. Broadcom booked $16.7 billion of AI semiconductor revenue in the third quarter of fiscal 2026, up 221 percent year over year [11].

6 Behind The Scenes of SHD Group's 2026 RISC-V Market Forecast. RISC-V International · 19 June 2026 [A] riscv.org/blog/shd-forecast-2026

7 3.5D XDSiP Platform Technology. Broadcom · 4 December 2024 [A] docs.broadcom.com/doc/3-5d-xdsip-platform-technology

8 Specifications | UCIe Consortium. UCIe Consortium [A] uciexpress.org/specifications

4 EDA Market Primer. SemiAnalysis · 21 May 2026 [B] newsletter.semianalysis.com/p/eda-market-primer

9 SYNOPSYS INC, Form 8-K current report for the period ended 2025-12-10 (8-K). U.S. Securities and Exchange Commission (filing by SYNOPSYS INC) · 10 December 2025 [A] sec.gov/Archives/edgar/data/883241/000119312525314200/d29055dex991.htm

10 CADENCE DESIGN SYSTEMS INC, Form 10-K annual report for the period ended 2025-12-31 (financial statement R115). U.S. Securities and Exchange Commission (filing by CADENCE DESIGN SYSTEMS INC) · 19 February 2026 [A] sec.gov/Archives/edgar/data/813672/000081367226000016/R115.htm

11 Broadcom Inc., Form 8-K current report for the period ended 2026-09-02 (8-K). U.S. Securities and Exchange Commission (filing by Broadcom Inc.) · 2 September 2026 [A] sec.gov/Archives/edgar/data/0001730168/000173016826000076/avgo-08022026x8kxex99.htm

In October 2025 OpenAI and Broadcom said they would deploy 10 gigawatts of OpenAI-designed accelerators, with Broadcom turning the design into silicon and supplying the Ethernet networking around it [12]. In April 2026 Broadcom extended its Meta partnership to multiple gigawatts of MTIA, Meta's in-house chip, and the first 2 nm AI accelerator [13].

Below Broadcom and Marvell sit the Taiwanese houses that carry a customer's circuit list all the way to a finished mask set on TSMC's newest nodes; Alchip reported $992 million of revenue in 2025 [14]. The engineers are spread across more countries than the firms, and India alone holds nearly 20 percent of the world's chip designers [15].

The chokepoint

In late May 2025 the US Bureau of Industry and Security, the agency that writes export licenses, told the design-software vendors that sales to China now needed a license [1]. Cadence got its letter on 23 May: exporting design software classified 3D991 and 3E991 to any party in China, or to a Chinese military end user anywhere, now needed a license [1]. Synopsys got its letter on 29 May and a rescinding letter on 2 July [16].

Washington can impose this control alone, and at once. Synopsys's China revenue fell from 16 percent of its total in fiscal 2024 to 12 percent in fiscal 2025 [4]. SemiAnalysis links the decline to tighter export restrictions and to local design-software companies winning share at mature nodes [4].

In a January 2021 report, CSET at Georgetown University found that US firms alone sold design software with the full range of capabilities needed for leading-edge chips, and that outside one Chinese firm's niche products, Chinese designers relied on US tools for all chip designs [17]. The report found that other Chinese tools covered only narrow parts of the design flow or supplemented US tools, and largely did not support processes at 14 nm and below [17].

12 OpenAI and Broadcom announce strategic collaboration to deploy 10 gigawatts of OpenAI-designed AI accelerators. Broadcom [A] investors.broadcom.com/news-releases/news-release-details/openai-and-broadcom-announce-str...

13 Broadcom Announces Extended Partnership with Meta to Deploy Technology to Support Multi-Gigawatts of Meta's Custom Silicon, MTIA. Broadcom · 14 April 2026 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-announces-extended-part...

14 Financials - Alchip. Alchip Technologies [A] alchip.com/en/Investors/financials

15 India's Semiconductor Vision Gathers Momentum with 3nm Chip Design and Large-Scale Talent Development Initiatives. Press Information Bureau, Government of India [A] pib.gov.in/PressReleasePage.aspx

1 CADENCE DESIGN SYSTEMS INC, Form 8-K current report for the period ended 2025-07-02 (8-K). U.S. Securities and Exchange Commission (filing by CADENCE DESIGN SYSTEMS INC) · 3 July 2025 [A] sec.gov/Archives/edgar/data/813672/000081367225000093/cdns-20250702.htm

16 SYNOPSYS INC, Form 8-K current report for the period ended 2025-07-02 (8-K). U.S. Securities and Exchange Commission (filing by SYNOPSYS INC) · 3 July 2025 [A] sec.gov/Archives/edgar/data/883241/000119312525155294/d80081d8k.htm

4 EDA Market Primer. SemiAnalysis · 21 May 2026 [B] newsletter.semianalysis.com/p/eda-market-primer

17 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

China can design an accelerator. It cannot finish one at the leading edge without foreign tools, or build what it designs without foreign equipment. In June 2024 CSET found that SMIC's limited 7 nm capacity forced Huawei to choose between making its most advanced phone chips and its AI chips [18].

On Epoch AI's estimates, Huawei's flagship chip for 2026, the Ascend 950, delivers about half the computing performance of Nvidia's H100, which began shipping in 2022, and Nvidia's B300 has 6.75 times the 950's theoretical peak performance [19]. Huawei will make about 1.5 million Ascend chips in 2026 against Nvidia's 5.9 million. With fewer and weaker chips, Huawei's 2026 output will carry less than 4 percent of the computing power Nvidia ships that year [19]. Epoch puts Huawei's chips three to four years behind Nvidia's until at least 2030, for three reasons. SMIC, which makes Huawei's chips, cannot pack transistors as densely as TSMC, which makes Nvidia's. Chinese memory makers are only starting to produce high-bandwidth memory. And Huawei's software for programming its chips is far less mature than Nvidia's [19].

Key evaluation criteria

- **Flow completeness.** How many steps one vendor covers, from the first line of code to final signoff.
- **Foundry certification.** Whether the foundry has validated that exact tool version against its reference flow and process design kit, the file set describing what the factory can print. Without that, the foundry refuses signoff.
- **Verification throughput.** Simulation cycles and emulator capacity per day, which set the schedule more than anything else.
- **IP availability at node.** Whether the licensed blocks, the processor cores, the high-speed serial links, PCIe and the memory interface, have been proven in silicon on that process.
- **Design services depth.** Whether a partner can carry a customer's circuit list to a finished mask set on the newest node.
- **Legal exposure.** How much of the flow is US-origin technology, and so subject to export licensing.

FIVE THINGS TO REMEMBER

- Chip design turns an idea into a blueprint, and a factory builds only designs checked in approved software.
- Synopsys, Cadence and Siemens EDA sell the software used to design every leading-edge chip.
- A new vendor would have to write a complete set of tools

18 Pushing the Limits: Huawei's AI Chip Tests U.S. Export Controls. Center for Security and Emerging Technology (CSET) · 17 June 2024 A cset.georgetown.edu/publication/pushing-the-limits-huaweis-ai-chip-tests-u-s-export-controls

19 Will Huawei catch up to Nvidia by 2030?. Epoch AI · 24 September 2026 A epoch.ai/publications/huaweis-roadmap-to-2031

and win a foundry's approval.

- China designs its own AI chips, but in 2021 its design software largely did not support the newest processes.
- Huawei's best AI chip trails Nvidia's by three to four years, on Epoch AI's estimate.

CHAPTER
02
STAGE 2 OF 15

Silicon and Wafers

China makes almost all of the world's polysilicon and almost none of the 300 mm wafers. Firms headquartered in Japan, Taiwan, Germany and South Korea make the state-of-the-art 300 mm wafers that advanced chips start on.

IN PLAIN TERMS

Every chip is built on a wafer, a thin round slice of silicon about 30 centimeters across that carries hundreds of chips at once. Making one starts with sand, which is silicon bound to oxygen. The sand is refined until, of every hundred billion atoms, fewer than one is anything other than silicon. The silicon is melted, a small seed crystal is lowered to the surface and drawn slowly back up, and the melt freezes onto it as one long cylinder, a single crystal with its atoms in one unbroken orderly pattern from end to end. Saws cut the cylinder into discs, and each disc is polished until its surface is flat to within a few atoms, right out to the edge. The top five wafer makers serve around 75 percent of the world market, and none of them is American or Chinese.

IN SHORT

Companies based in Japan, Taiwan, Germany and South Korea make the most advanced silicon wafers, the polished discs that most chips start from [7]. China makes most of the world's polysilicon, the raw material, but only 2 percent of its output is the electronic grade used in chips [12]. Chinese firms held under 1 percent of the world market for 300 mm wafers, the size used for advanced chips, as of 2019 [7].

7 **The Semiconductor Supply Chain - Issue Brief.** Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

12 **The Mineral Industry of China in 2020-2021.** U.S. Geological Survey · 17 February 2026 [A] pubs.usgs.gov/myb/vol3/2023/myb3-2023-china.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate Several firms already make 300 mm wafers that fabs have approved, but customers have to qualify a new wafer plant before they buy from it.	The world wafer market was $11.4bn in 2025, on 12,973 million square inches shipped

WHO LEADS

- JP **Shin-Etsu Handotai** The parent's electronics materials arm sold ¥1,015.7bn in the year to March 2026
- JP **SUMCO** ¥409.7bn of 2025 net sales, but an ¥11.8bn loss
- TW **GlobalWafers** NT$60.6bn revenue in 2025
- KR **SK Siltron** One of the top five wafer makers, which serve around 75 percent of the market
- DE **Siltronic** €1,346.7m revenue in 2025

WHERE IT IS MADE

- JP **Japan** Shin-Etsu and SUMCO crystal growth and polishing
- TW **Taiwan** GlobalWafers headquarters and plants
- DE **Germany** Siltronic Burghausen and Freiberg; Wacker semiconductor-grade polysilicon
- KR **South Korea** SK Siltron
- US **United States** Hemlock polysilicon in Michigan; GlobalWafers Sherman, Texas and St Peters, Missouri

WHY SUBSTITUTION IS POSSIBLE

Firms headquartered in Japan, Taiwan, Germany and South Korea make state-of-the-art 300 mm wafers, and the top five serve around 75 percent of the market, so losing one leaves four. A new wafer plant can still be built: GlobalWafers of Taiwan spent $3.5 billion on a plant in Texas, the first wafer production line of its kind in the United States in over twenty years. The slow part is approval. Customers have to qualify a new plant before they buy from it, and Siltronic completed key customer qualifications at its new Singapore fab in July 2025. Siltronic also sells under long-term agreements.

WHERE CHINA STANDS

China made about 93 percent of the world's polysilicon in 2023, but an estimated 98 percent of its output was solar grade and 2 percent electronic grade. It held under 1 percent of the 300 mm wafer market as of 2019, and as of 2018 Chinese producers made only 12 percent of the wafers for Chinese-headquartered 300 mm fabs.

WHERE THE US STANDS

No major US-headquartered firm makes wafers. Hemlock makes polysilicon in Michigan, and GlobalWafers of Taiwan took CHIPS awards of up to $406 million for wafer plants in Texas and Missouri. Its $3.5 billion Texas plant opened in May 2025.

The whole world market for silicon wafers came to $11.4 billion of revenue on 12,973 million square inches in 2025 [1]. That is a small fraction of Nvidia's data center revenue, which reached $193.7 billion in the fiscal year to January 25, 2026 [2].

How it works

Silicon starts as quartzite, a rock that is silicon bound to oxygen. An arc furnace melts it with carbon, and the carbon takes the oxygen away as gas, leaving rough silicon metal. Refiners turn the metal into a gas, trichlorosilane, and distill it, because the impurities boil at other temperatures and stay behind. The clean gas then flows over silicon filaments heated inside a bell jar. On the hot surface the gas breaks apart, its silicon settles onto the filaments, and over days the filaments thicken into gray rods of polysilicon, the Siemens process. Everything downstream is made from those rods. Polysilicon comes in two ultra-high-purity grades, one for semiconductors and one for solar cells, and chips use the semiconductor grade [4].

A grower melts the polysilicon at about 1,420 degrees Celsius, hotter than lava, and pulls a single crystal out of it by the Czochralski method [5]. The grower lowers a small seed crystal on the end of a rod to the surface of the melt and draws it back up, slowly turning. Silicon freezes onto the seed in the seed's own atomic pattern, and a cylinder grows beneath it, the ingot. The pull starts with a thin neck so that the flaws formed where the seed first touched the melt end in the neck and never reach the ingot. Boron or phosphorus stirred into the melt, a step called doping, sets how readily the wafer conducts and whether the current in it is carried by negative charges or positive ones.

A wire saw, a web of fine wire running through abrasive, slices the ingot into discs. The maker then laps each disc, grinding both faces flat between rotating plates, chemically etches off the damaged surface, and polishes it to a mirror with colloidal silica, a slurry of silica particles far too small to see. Epitaxial wafers get one more layer of near-perfect silicon grown on top at about 1,200 degrees Celsius [5], still hot enough to glow orange, and almost every step throws material away.

Variants and trade-offs

Prime versus epitaxial

A prime wafer is a uniformly doped, front-polished single crystal: cheapest, and good enough for most memory and mature logic. An epitaxial wafer adds a thin, lightly doped, defect-controlled layer on top. The transistors live in that layer, so its quality sets the lowest leakage the chip can reach and its risk of latch-up, a parasitic short between power and ground. SEMI, the industry association, credits the 2025 rise in shipments to AI-driven demand for advanced epitaxial wafers in logic and polished wafers for high-bandwidth memory [1].

1 SEMI Reports 2025 Annual Worldwide Silicon Wafer Shipments and Revenue Results. PR Newswire · 10 February 2026 A prnewswire.com/news-releases/semi-reports-2025-annual-worldwide-silicon-wafer-shipments-an...

2 NVIDIA Announces Financial Results for Fourth Quarter and Fiscal 2026. Nvidia · 25 February 2026 A nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-fourth-quarter-and-fisca...

4 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 A pubs.usgs.gov/periodicals/mcs2026/mcs2026-silicon.pdf

5 SUMCO, production processes page. SUMCO A sumcosi.com/english/products/process


Silicon on insulator

A buried layer of oxide, which is glass, separates a thin working layer of silicon from the bulk beneath, and Soitec's Smart Cut process makes nearly all of it [6]. Soitec's SOI product lines include RF-SOI for radio chips and FD-SOI, and its markets run from mobile communications to cloud AI [6]. SEMI tied the AI-driven growth in logic to advanced epitaxial wafers [1].

Who makes it

Siltronic counts five major suppliers in the wafer market and says the top five serve around 75 percent of it [3]. CSET at Georgetown lists the same five as key wafer firms: Shin-Etsu, SUMCO, GlobalWafers, Siltronic and SK Siltron, headquartered in Japan, Taiwan, Germany and South Korea [7].

Silicon wafer market by supplier headquarters. Japan holds 56%, China 4% and the United States 0% %



Source: CSET, The Semiconductor Supply Chain, January 2021 (2019 data)

Their 2025 results split between an AI boom and a slump in the older, mature nodes.

- **Shin-Etsu.** Its electronics materials arm sold ¥1,015.7 billion in the year to March 2026, up 9 percent, as AI-related demand stayed strong and demand in other sectors began to rise, lifting sales of silicon wafers, photoresist and photomask blanks [8].
- **SUMCO.** Sold ¥409.7 billion and still lost ¥11.8 billion, as operating profit fell from ¥36.9 billion to ¥1.3 billion while it added leading-edge 300 mm capacity and reorganized production of 200 mm and smaller wafers, where demand stayed weak [9].
- **Siltronic.** Lost €77.9 million on €1,346.7 million of sales while investing €369.1 million, with its new Singapore fab as the focus [10].

6 Soitec | Key figures. Soitec [A] soitec.com/home/group

1 SEMI Reports 2025 Annual Worldwide Silicon Wafer Shipments and Revenue Results. PR Newswire · 10 February 2026 [A] prnewswire.com/news-releases/semi-reports-2025-annual-worldwide-silicon-wafer-shipments-an...

3 FOUNDATION OF DIGITAL LIFE Investor Presentation. Siltronic · 29 April 2026 [A] siltronic.com/fileadmin/investorrelations/2026/Q1/20260429_Siltronic_InvestorPresentation_...

7 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

8 [A] shinetsu.co.jp/wp-content/uploads/2025/07/20260428_con_E.pdf

9 Note: This document has been translated from the Japanese original for reference purposes only. In the event of any. SUMCO · 3 March 2026 [A] sumcosi.com/english/pdf/ir/library/shareholders/27/pdf/nc_e_27.pdf

10 Siltronic AG: Robust business performance in 2025 demonstrates resilience despite challenging conditions. Siltronic · 27 August 2026 [A] siltronic.com/en/press/press-releases/siltronic-ag-robust-business-performance-in-2025-dem...

- **GlobalWafers.** NT$60.6 billion of revenue, down 3.24 percent in local currency [11].

Area shipped rose 5.8 percent in 2025 while revenue fell 1.2 percent [1]. SEMI attributes the softer revenue mostly to traditional chip applications, where demand and pricing had yet to improve [1].

China made 1.50 million metric tons of polysilicon, the raw material, in 2023, about 93 percent of world output [12]. Solar-grade material was an estimated 98 percent of that output and electronic-grade 2 percent [12], so almost none of it can go into a chip.

China's polysilicon output by grade, 2023. China made 1.50 million metric tons that year, about 93% of world output %



Solar-grade 98% Electronic-grade 2%

Source: USGS Minerals Yearbook, China, 2023

Siltronic sizes electronic-grade silicon at $1.4 billion, with five major suppliers, none of them Chinese: Wacker, Hemlock, OCI, Tokuyama and Mitsubishi [3].

The leading wafer makers are headquartered in Japan, Taiwan, Germany and South Korea, with no major US-headquartered producer as of 2019 [7]. GlobalWafers opened a $3.5 billion plant in Sherman, Texas in May 2025, the first production line of its kind built in the United States in over twenty years, and announced another $4 billion for phases three and four the same day [13]. Washington had awarded it up to $406 million under the CHIPS incentives program for wafer plants in Texas and Missouri [14].

The chokepoint

China dominates polysilicon and has almost no share in wafers. As of 2019 Chinese firms held under 5 percent of the wafer market and under 1 percent of

11 GlobalWafers Reports Full Year 2025 Results - GlobalWafers Co., Ltd. All rights reserved.. GlobalWafers · 3 March 2026 [A] sas-globalwafers.com/en/gwc_news_en_20260303

1 SEMI Reports 2025 Annual Worldwide Silicon Wafer Shipments and Revenue Results. PR Newswire · 10 February 2026 [A] prnewswire.com/news-releases/semi-reports-2025-annual-worldwide-silicon-wafer-shipments-an...

12 The Mineral Industry of China in 2020-2021. U.S. Geological Survey · 17 February 2026 [A] pubs.usgs.gov/myb/vol3/2023/myb3-2023-china.pdf

3 FOUNDATION OF DIGITAL LIFE Investor Presentation. Siltronic · 29 April 2026 [A] siltronic.com/fileadmin/investorrelations/2026/Q1/20260429_Siltronic_InvestorPresentation_...

7 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

13 GlobalWafers America Officially Opens for Business - GlobalWafers Co., Ltd. All rights reserved.. GlobalWafers · 15 May 2025 [A] sas-globalwafers.com/en/gwc_news_en_20250516

14 [A] nist.gov/news-events/news/2024/12/biden-harris-administration-announces-chips-incentives-a...

300 mm [7]. As of 2018, Chinese producers made 12 percent of the wafers for Chinese-headquartered 300 mm fabs, against 18 percent for 100 to 200 mm fabs [7].

Making the smoothest, high-purity 300 mm wafers takes considerable know-how that is hard to write down, and 300 mm carried 99.7 percent of world fab capacity at 45 nm and below as of 2021 [7]. Customers have to qualify a new wafer plant before they buy from it, and Siltronic completed key customer qualifications at its new Singapore fab in July 2025 [3].

The last increase in wafer size, to 300 mm, happened in 2002 [7]. Bigger discs make printing a bigger share of the processing cost: photolithography takes half the cost of processing a 300 mm wafer against a quarter of a 150 mm one [7]. Wafers are still produced in diameters of up to 300 mm [1].

One fatal defect ruins far more silicon on a GPU die that fills a whole printed field than on a small chip, and extreme-ultraviolet printing stays in focus over only a very small range of heights (see Lithography), so flatness has to hold at every point on the disc.

Key evaluation criteria

- **Grade.** Chips need electronic-grade polysilicon, and solar grade was an estimated 98 percent of China's 2023 output [12].
- **Defect density** in the epitaxial layer. A big AI die loses more good silicon per defect than a small chip does, and SEMI's wafer group says the move to sub-3nm processes is raising requirements for wafer quality and consistency [1].
- **Flatness and nanotopography**, the fine ripple across the surface, because extreme-ultraviolet exposure stays in focus over only a very small range of heights, and that has to hold across a 300 mm wafer.
- **Diameter**, where 300 mm carries 99.7 percent of world fab capacity at 45 nm and below [7].
- **Contract structure**, since Siltronic expects continued price pressure in 2026 on sales outside its existing long-term agreements [10].

7 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 A cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

3 FOUNDATION OF DIGITAL LIFE Investor Presentation. Siltronic · 29 April 2026 A siltronic.com/fileadmin/investorrelations/2026/Q1/20260429_Siltronic_InvestorPresentation_...

1 SEMI Reports 2025 Annual Worldwide Silicon Wafer Shipments and Revenue Results. PR Newswire · 10 February 2026 A prnewswire.com/news-releases/semi-reports-2025-annual-worldwide-silicon-wafer-shipments-an...

12 The Mineral Industry of China in 2020-2021. U.S. Geological Survey · 17 February 2026 A pubs.usgs.gov/myb/vol3/2023/myb3-2023-china.pdf

10 Siltronic AG: Robust business performance in 2025 demonstrates resilience despite challenging conditions. Siltronic · 27 August 2026 A siltronic.com/en/press/press-releases/siltronic-ag-robust-business-performance-in-2025-dem...

FOUR THINGS TO REMEMBER

- Every chip starts on a wafer, a polished disc of pure silicon about 30 centimeters across.
- The top five wafer makers, in Japan, Taiwan, Germany and South Korea, serve around 75 percent of the market.
- Customers have to qualify a new wafer plant before they buy from it.
- China makes most of the world's polysilicon, but almost all of it is too impure for chips.

CHAPTER 03
STAGE 3 OF 15

Chemicals, Gases and Photoresist

A few hundred chemicals separate a blank wafer from a working chip. Japanese companies held 78 percent of world photoresist sales in 2023. Supply has been disrupted twice since 2019, and both times buyers turned to stockpiles, other suppliers or local production.

IN PLAIN TERMS

Photoresist is a coating that changes wherever light hits it. A machine spins a coat of it, thinner than a soap bubble, across the wafer. Light shines through a stencil onto the coat, and a liquid wash then takes away the parts the light reached. What remains is a pattern, and the next machine cuts that pattern into the wafer beneath, a step called etching. A few hundred other gases and liquids lay down layers, strip them off and clean the wafer between steps. All of them have to be clean to about one stray metal atom in every trillion. Each formula is approved for one factory and one product at a time, and a new supplier has to earn that approval from scratch, so a second source takes years. Japanese companies held 78 percent of world photoresist sales in 2023, and no factory can swap it out quickly.

IN SHORT

Photoresist is the light-sensitive coating that carries a chip's pattern onto the wafer, and Japanese companies held 78 percent of world sales of it in 2023 [2]. When Japan put photoresist and two other chemicals under export licenses for South Korea in 2019, Korea bought more from other countries, and production of the chemicals rose inside South Korea [13]. China restricts exports of gallium, a metal used in lasers, LEDs and some specialized chips, and in November 2025 it lifted its ban on sales to the United States for one year [17].

2 METI, Semiconductor and digital industry strategy: future direction (半導体・デジタル産業戦略の今後の方向性), 23 December 2025. Ministry of Economy, Trade and Industry (Japan) · 23 December 2025 [A] meti.go.jp/policy/mono_info_service/joho/conference/semicon_digital/0014/handeji14-4.pdf

13 The impact of export controls on international trade: evidence from the Japan–Korea trade dispute in the semiconductor industry. Research Institute of Economy, Trade and Industry (Japan) · 8 May 2023 [A] rieti.go.jp/en/columns/v01_0201.html

17 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-gallium.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate Rated on photoresist, the hardest input in this stage, where Japanese companies held 78 percent of world sales in 2023.	**Wafer fabrication materials were a $45.8bn market in 2025 and packaging materials $27.4bn, $73.2bn in total**

WHO LEADS

- JP **JSR** Owner of Inpria, a maker of metal-oxide resist for extreme-ultraviolet printing; a Japan Investment Corporation vehicle took 84.36% in an April 2024 tender offer
- JP **Tokyo Ohka Kogyo** Resist maker; ¥139,668m of sales in the first half of fiscal 2026
- FR **Air Liquide** €2,465m of electronics revenue in 2025, 9.1% of group sales
- US **Entegris** $3,196.6m of 2025 net sales; makes filters, polishing slurries, gas delivery systems and wafer carriers
- JP **JX Advanced Metals** About 65% of sputtering targets, the metal plates that chip wiring is made from

WHERE IT IS MADE

- JP **Japan** Photoresist, ultra-pure hydrofluoric acid, sputtering targets, polishing slurries
- US **United States** Entegris filters and wafer carriers, DuPont polishing slurries, Air Products gases
- FR **France** Air Liquide electronics gases and precursors
- KR **South Korea** SK Materials nitrogen trifluoride, Dongjin resist, on-site gas for memory fabs
- CN **China** Gallium, germanium and antimony refining; growing wet chemicals and polishing slurries

WHY SUBSTITUTION IS POSSIBLE

Photoresist is the light-sensitive coating that holds the printed pattern on the wafer. Each formula is approved for one layer of one product at one fab. A new supplier therefore has to develop its version together with the fab, one layer at a time. Korea shows how buyers respond to a cut. When Japan required individual export licenses for resist and two other chemicals in 2019, Korea imported more from the United States, Taiwan and Belgium, and production of the three chemicals rose inside South Korea. Japanese resist exports to Korea did not fall, possibly in part because Japan allowed three-year bulk licenses for some resist sales in December 2019.

WHERE CHINA STANDS

As of January 2021, CSET found that China made no photoresist for extreme-ultraviolet printing and was still developing resist for 193 nm printing. It held under 5 percent of the photoresist market. It accounts for 99 percent of world production of primary low-purity

gallium. Since August 2023 it has required licenses to export gallium and germanium.	WHERE THE US STANDS American firms are strong in filters, containers, polishing slurries and gas delivery: Entegris, DuPont and Air Products. In photoresist, American companies ranked a distant second to Japanese companies by sales in 2023, and in 2021 JSR of Japan agreed to buy Inpria, an Oregon maker of resist for extreme ultraviolet.

A modern fab is a chemical plant with lithography attached. Air Liquide alone supplies more than 200 molecules and roughly 50,000 cylinders a year [1]. A shortage of any one of them can stop a fab.

How it works

The resist has to change only where the light lands, and change fast enough that the scanner, the machine that projects the pattern, can expose each patch of the wafer in milliseconds. Since the 1990s the standard resist has been the chemically amplified resist. Each photon that lands frees one acid molecule inside the film, and nothing more happens until the wafer is baked. In the bake, each acid molecule sets off hundreds of reactions around itself that turn the film soluble, so a little light does a lot of chemistry. The wash then takes away the exposed film and leaves the rest. The light comes at 248 nm from a krypton fluoride laser or 193 nm from an argon fluoride laser shining through a layer of water, which sharpens the image.

That chemistry works less well with extreme ultraviolet (see Lithography). A 13.5 nm photon carries about fourteen times the energy of a 193 nm one, so the same dose of light arrives as far fewer photons. With fewer photons, where each one happens to land matters, and that randomness shows up as ragged line edges and missing contact holes, the small wells that join one layer of wiring to the next. Resist makers answered with metal-oxide resists, built on clusters with a tin-oxide core, which absorb more of the extreme ultraviolet light than chemically amplified resists [3]. In 2021 JSR agreed to buy Inpria, an Oregon maker of these resists [4].

Everything else puts material on the wafer, takes it off, or keeps it clean. Bulk gases arrive by the metric ton, specialty gases in grams. Silane carries silicon into the chamber for deposition. A plasma tears nitrogen trifluoride into charged fragments, which scrub the chamber walls clean between wafers. Hydrofluoric acid cleans the wafer itself. Polishing slurries grind each new layer flat before the next goes on. Sputtering targets are slabs of pure metal; a plasma knocks atoms off them, and the atoms settle on the wafer as the metal for the wiring. Filters and carriers keep contamination out.

1 Electronics | Air Liquide. Air Liquide [A] airliquide.com/group/activities/electronics

3 INPRIA | A world leader world leader in metal oxide photoresist design, development and manufacturing. Inpria [A] inpria.com

4 JSR Agrees to Acquire EUV Pioneer Inpria Corporation | 2021 | News. JSR Corporation · 17 September 2021 [A] jsr.co.jp/jsr_e/news/2021/20210917.html

Variants and trade-offs

RESIST CLASS	WAVELENGTH	WHERE IT IS USED	LIMIT
i-line novolak	365 nm	Packaging, mature nodes	Resolution
KrF chemically amplified	248 nm	Implant layers, thick films	Resolution
ArF immersion chemically amplified	193 nm	Most critical layers below 28 nm	Needs several exposures per layer
EUV chemically amplified	13.5 nm	Leading-edge single-exposure layers	Shot noise from too few photons
EUV metal-oxide	13.5 nm	High-NA tools, tightest pitches	Cost, defects, outgassing

Each resist class is specific to one kind of lithography, such as EUV, ArF immersion, ArF, KrF or i-line [5].

Who makes it

CSET's January 2021 brief gave Japan 90 percent of the semiconductor photoresist market, with the rest largely held by US and South Korean firms [5]. A separate Fuji Keizai survey, relayed in the December 2025 strategy deck of Japan's Ministry of Economy, Trade and Industry, measures sales by company nationality and puts Japanese companies at 77 percent in 2021 and 78 percent in 2023, with American and South Korean companies next [2].

Photoresist sales share by company nationality, 2023 %



Japanese companies **78%** US, South Korean and other companies **22%**

Source: METI, December 2025, from Fuji Keizai data

A vehicle of Japan Investment Corporation, a state-backed fund, took 84.36 percent of JSR's shares at ¥4,350 each in a tender offer that closed on 16 April 2024 [6]. JSR's shares were delisted from the Tokyo Stock Exchange on 25 June 2024 [7].

5 **The Semiconductor Supply Chain - Issue Brief.** Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

2 **METI, Semiconductor and digital industry strategy: future direction (半導体・デジタル産業戦略の今後の方向性), 23 December 2025.** Ministry of Economy, Trade and Industry (Japan) · 23 December 2025 [A] meti.go.jp/policy/mono_info_service/joho/conference/semicon_digital/0014/handeji14-4.pdf

6 **April 17, 2024 Japan Investment Corporation.** Japan Investment Corporation · 17 April 2024 [A] jiccapital.co.jp/en/news/.assets/E_20240417_JIC_JICC_PressRelease.pdf

7 [A] jsr.co.jp/jsr_e/news/assets/pdf/20240624_01_e.pdf

Tokyo Ohka Kogyo sold ¥139,668 million in the first half of fiscal 2026, up 25.1 percent, as strong demand for AI servers in data centers raised demand for chips [8]. Fujifilm planned to raise its polishing-slurry capacity at Kumamoto by about 30 percent from January 2025 [9]. It also scheduled new production and quality-evaluation equipment for extreme-ultraviolet resist at Shizuoka and Pyeongtaek to start in October 2025 [10].

Wafer fabrication materials sold $45.8 billion in 2025 and packaging materials $27.4 billion [11].

In electronic gases, CSET named Merck, Air Products and Air Liquide as the market leaders in January 2021 [5]. Air Liquide's electronics arm alone sold €2,465 million in 2025, 9.1 percent of group revenue [1]. Smaller firms specialize in single molecules: SK Materials in nitrogen trifluoride, Kanto Denka in fluorine chemistry, Stella Chemifa and Morita in ultra-high-purity hydrofluoric acid.

As of 2021 five firms held more than 60 percent of wet chemicals, and DuPont and Cabot Microelectronics about 56 percent of a $790 million market in polishing slurries [5]. In sputtering targets for semiconductors, JX Advanced Metals puts its own share of the world market at about 65 percent as of fiscal 2026 [12].

The chokepoint

Supply at this stage has been disrupted twice since 2019, once by a government and once by a war.

In July 2019 Japan put photoresist, hydrogen fluoride and fluorinated polyimide under individual export licenses for South Korea. It had supplied more than 90 percent of Korean imports of two of the three, and hydrogen fluoride exports fell 87.9 percent [13]. Japanese photoresist exports to Korea did not fall, possibly in part because Japan allowed three-year bulk licenses for some resist sales in December 2019 [13]. South Korea bought more hydrogen fluoride from the United States and Taiwan and more photoresist from Belgium, and production of all three chemicals rose inside the country [13].

8 Consolidated Financial Results for the Second Quarter (Interim) of the Fiscal Year Ending December 31, 2026 [J-GAAP]. Tokyo Ohka Kogyo · 5 August 2026 [A] tok.co.jp/application/files/7417/8598/0069/q2_2612_en.pdf

9 Fujifilm to Enhance its Production Capacity of Advanced Semiconductor Material CMP Slurries at the Kumamoto Site. Fujifilm · 5 December 2024 [A] fujifilm.com/jp/en/news/hq/11942

10 Fujifilm Launches EUV Resist and EUV Developer. Fujifilm · 29 October 2024 [A] fujifilm.com/jp/en/news/hq/11842

11 Global Semiconductor Materials Market Revenue Reaches Record $73.2 Billion in 2025, SEMI Reports. PR Newswire · 12 May 2026 [A] prnewswire.com/news-releases/global-semiconductor-materials-market-revenue-reaches-record-...

5 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

1 Electronics | Air Liquide. Air Liquide [A] airliquide.com/group/activities/electronics

12 Quick Guide to JX Advanced Metals | Corporate Overview. JX Advanced Metals [A] jx-nmm.com/english/company/glance


13 The impact of export controls on international trade: evidence from the Japan–Korea trade dispute in the semiconductor industry. Research Institute of Economy, Trade and Industry (Japan) · 8 May 2023 [A] rieti.go.jp/en/columns/v01_0201.html

In 2022 Russia invaded Ukraine, which supplied about 70 percent of the world's neon and 90 percent of the semiconductor-grade neon used by US industry [14]. Many chipmakers had added to their gas stockpiles after Russia annexed Crimea in 2014, and Samsung, SK Hynix, Renesas and Rohm reported adequate neon supplies from China [14].

China's export controls fall on the metals. Beijing announced export licenses for gallium and germanium on 3 July 2023, in force from 1 August [15]. On 3 December 2024 it said it would in principle grant no licenses to export gallium, germanium, antimony or superhard materials to the United States [16]. In November 2025 it lifted the gallium ban for one year [17].

In the United States, germanium goes mainly into fiber optics, infrared optics, semiconductors and solar cells, and radiation detectors [18]. Of the gallium used in the United States, 73 percent went into integrated circuits built on gallium arsenide or gallium nitride, and 26 percent into optoelectronic devices such as LEDs and laser diodes [17]. Germanium metal averaged $4,100 a kilogram in 2025 against $1,392 in 2023, and US imports of the metal fell 67 percent in 2025 because of China's ban [18]. The US Geological Survey estimated that a total Chinese ban on gallium and germanium exports could cut US GDP by $3.4 billion [19].

Germanium metal, annual average price ($/kg). China licensed exports from August 2023 and banned US shipments in December 2024 $/KG



Source: USGS Mineral Commodity Summaries, February 2026 (Argus Media prices)

The slower risk is the European Union's proposed restriction on PFAS, the long-lived fluorinated chemicals. The five national authorities behind it, from Denmark, Germany, the Netherlands, Norway and Sweden, evaluated more than 5,600 comments and updated the proposal, which ECHA, the EU chemicals

14 Russia's Invasion of Ukraine Impacts Gas Markets Critical to Chip Production | Perspectives on Innovation. Center for Strategic and International Studies [A] csis.org/blogs/perspectives-innovation/russias-invasion-ukraine-impacts-gas-markets-critic...

15 [A] mofcom.gov.cn/zcfb/dwmygl/art/2023/art_52b9a321087f402bb3d310d18b07967e.html

16 [A] mofcom.gov.cn/zwgk/zcfb/art/2024/art_3d5e990b43424e60828030f58a547b60.html

17 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-gallium.pdf

18 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-germanium.pdf

19 [A] usgs.gov/news/national-news-release/usgs-critical-minerals-study-bans-gallium-and-germaniu...

agency, published on 20 August 2025 [20]. In March 2026 ECHA's two scientific committees backed an EU-wide restriction with targeted derogations, one in a final opinion and one in a draft, and their evaluation is due to finish by the end of 2026 [21]. These chemicals are everywhere in a fab: photoacid generators, etch gases, chamber liners, pump seals and filter membranes are all fluorinated. The updated proposal assessed options that would let electronics and semiconductor makers keep using PFAS where the risks can be controlled, and the European Commission will decide in consultation with the member states [20].

Key evaluation criteria

- **Purity, in parts per trillion** of metallic contamination, a million times finer than parts per million, which is the spec that keeps entrants out.
- **Qualification lock-in**: a resist or slurry is approved for one layer of one product at one fab, so switching costs are counted in tape-outs.
- **Photon efficiency** for EUV resists: how much light the resist absorbs sets the dose, the dose sets how many wafers an hour the scanner prints, and too few photons per dose set the defect rate, which is the case for metal-oxide chemistry.
- **Transportability**: bulk gases are often made on site at the fab, while specialty gases travel in cylinders and can be embargoed.
- **Byproduct exposure**: gallium is recovered mostly as a byproduct of processing bauxite [17]. Germanium comes from certain zinc ores and coal deposits, so supply of both depends on another industry's economics [18].

FOUR THINGS TO REMEMBER

- Photoresist holds the pattern printed by light so the next step can etch it into the wafer.
- Japanese companies held 77 percent of world photoresist sales in 2021 and 78 percent in 2023.
- Each resist is approved for one layer of one product at one factory, so a new supplier takes years.
- China has required licenses to export gallium and germanium since August 2023.

20 [A] echa.europa.eu/-/echa-publishes-updated-pfas-restriction-proposal

21 ECHA supports PFAS restriction with targeted derogations. European Chemicals Agency · 26 March 2026 [A] echa.europa.eu/-/echa-supports-pfas-restriction-with-targeted-derogations

17 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-gallium.pdf

18 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-germanium.pdf

CHAPTER 04
STAGE 4 OF 15

Lithography

The most concentrated stage in the chain. One firm in the Netherlands builds every extreme ultraviolet scanner in the world, the machine that prints the finest circuit layers. It recognized revenue on 48 of them in 2025, and a standard one sells for around $200 million.

IN PLAIN TERMS

Lithography prints the pattern of a circuit onto the wafer. A machine holds a stencil of one layer of the circuit up to a lamp and projects the image, four times smaller, onto the silicon. Light cannot draw a line much finer than its own wave, so the finer the lines, the shorter the wavelength of light needed to print them. Air soaks up the shortest light now in use, so the machine has to print in a vacuum. Only one company makes a machine that prints with it, and it is Dutch. Export controls are government rules on who a company may sell to. Every advanced chip passes through that firm's machines, so a rule aimed at it reaches all advanced chipmaking.

IN SHORT

Only one company, the Dutch firm ASML, has mastered extreme ultraviolet (EUV) lithography at scale, and the most advanced AI chips depend on it [21]. Export controls block ASML from shipping EUV machines to Chinese chipmakers, and CSIS judges that EUV remains out of China's reach despite heavy state spending [21]. China's share of ASML's system sales fell from 41 percent in 2024 to 33 percent in 2025 [7].

21 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies A csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines...

7 Presentation Investor Relations Q4 2025. ASML · 27 January 2026 A ourbrand.asml.com/m/3136300aa4999bc1/original/2026_01_28_Presentation-Investor-Relations-Q...

CHOKEPOINT CARD | EXTREME CONCENTRATION | VERY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	Very hard ASML is the only maker of EUV scanners, Zeiss is its sole supplier of their mirrors, and a state-funded Chinese team has made the light but has not printed a chip.	About $200M for a standard EUV scanner, $350-400M for the newer High-NA version and about $60M for a DUV tool, according to Reuters. ASML does not publish per-system prices

WHO LEADS

- NL **ASML** 100% of EUV (extreme ultraviolet) and above 80% of DUV (deep ultraviolet); EUV was 48% of its own 2025 system revenue and immersion DUV 42%
- JP **Nikon** 22 new chip lithography systems in the year to March 2026, in a 2025 market Nikon estimates at 570 units
- JP **Canon** i-line and krypton fluoride tools for older, coarser layers, plus a nanoimprint system that Canon says was the first commercialized for chipmaking

WHERE IT IS MADE

- NL **Netherlands** ASML design and final assembly, Veldhoven
- DE **Germany** Zeiss SMT optics, Oberkochen; Trumpf carbon dioxide lasers that drive the light source, Ditzingen
- US **United States** ASML light-source research and manufacturing, San Diego
- JP **Japan** Nikon and Canon deep ultraviolet scanners and steppers

WHY SUBSTITUTION IS SLOW

Nobody else makes EUV scanners. A newcomer would first have to make mirrors a meter wide, polished smooth to within tens of picometers, a picometer being a trillionth of a meter. It would also need a light source that hits tin droplets with a laser 50,000 times a second. An attempt in China has made extreme-ultraviolet light but has printed no chip. CSIS judges that EUV remains out of China's reach despite heavy state investment.

WHERE CHINA STANDS

Export controls block ASML from shipping EUV scanners to Chinese foundries. CSIS judges that China cannot build the technology despite state investment. Shanghai Aishengna Electronic Technology Group, a state-owned firm registered in 2023, is reported to have started producing Chinese immersion DUV scanners in 2026. SMEE, the older Chinese supplier, has its largest share in i-line scanners, the coarsest kind, and even there holds about 4 percent of the world market.

WHERE THE US STANDS

No American firm makes scanners. The US government also limits who may buy them, through rules on the American-made parts inside each machine and its entity list of firms that may not be supplied.

Every transistor in an AI accelerator gets its shape from a machine one company builds. ASML sold 327 lithography systems in 2025, 48 of them extreme ultraviolet [1]. Nobody else makes EUV systems [2].

How it works

The stencil is a photomask, the film is photoresist and the machine is a scanner (see Photomasks and pellicles).

The wafer is coated with photoresist, a film that changes wherever light touches it. The mask holds one layer of the circuit as a pattern of clear and dark areas, drawn four times larger than life. The machine shines light through the mask, shrinks the image four times with a lens, and lands it on the film. A wash then removes the film where the light hit, and the pattern is left standing on the wafer for the next machine to etch in or fill with metal. Then the film is stripped and the next mask goes in. A chip takes dozens of masks, one per layer.

The image from one mask covers a patch about 26 by 33 mm, so the wafer moves under the lens one patch at a time, close to a hundred patches per wafer. ASML's own throughput rating for an EUV scanner assumes 96 of them [3]. Before the wafer is exposed, the machine measures alignment marks printed in earlier layers so the new layer lines up with them, and ASML rates the NXE:3400B's matched-machine overlay at 2 nm [3].

Finer lines need shorter light. The finest light now in use, at 13.5 nm, is stopped by glass and by air, so an EUV scanner works in a vacuum and uses mirrors instead of lenses, and its masks are mirrors too [4]. The older machines use light more than fourteen times longer [5]. The immersion type among them gains extra sharpness by filling the gap between lens and wafer with water [6].

When one exposure cannot draw a pattern finely enough, the layer is printed with two, three or four masks instead. Each extra pass costs a mask, machine time and a chance to misalign, and ASML says one EUV exposure per layer cuts masks and process steps and lowers cost [2].

Variants and trade-offs

Deep ultraviolet

Deep ultraviolet (DUV) light comes from gas lasers: 248 nanometers from krypton fluoride (KrF), 193 from argon fluoride (ArF), shone through air or water

1 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/419103cb23dfeaa4/original/asml-2025-annual-report-financial-performanc…

2 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/8ab959d4926657b/original/asml-2025-annual-report-strategic-report-sect…

3 TWINSCAN NXE:3400B: EUV lithography systems. ASML [A] asml.com/en/products/euv-lithography-systems/twinscan-nxe3400b

4 [A] asml.com/en/products/euv-lithography-systems

5 All about light and lasers in lithography. ASML [A] asml.com/en/technology/lithography-principles/light-and-lasers

6 Lenses & mirrors - Lithography principles. ASML [A] asml.com/en/technology/lithography-principles/lenses-and-mirrors

[5]. These tools still dominate by volume: of ASML's 327 systems in 2025, 131 were ArF immersion, 78 KrF, 54 the older, coarser i-line and 16 ArF dry [7]. A DUV scanner costs roughly $60 million. DUV is the one tier with named competitors, Nikon and Canon, and ASML still holds above 80 percent of it [8].

Immersion is the contested tier, because without EUV a fab needs NXT:2000i-class scanners and several passes per layer to reach leading-edge logic, and that is the tier Dutch export licensing covers.

Extreme ultraviolet

The 13.5 nm light comes from shooting molten tin droplets from a generator and hitting each droplet twice, with a low-intensity pulse to flatten it and then a more powerful one that vaporizes it into plasma, a process repeated 50,000 times a second [5]. Zeiss mirrors carry it to the wafer, and the largest are a meter across, smooth down to tens of picometers, a picometer being a thousandth of a nanometer [6].

Brighter light means more wafers an hour, and ASML ran the first 1,000-watt EUV source in April 2025 [2]. Its TWINSCAN NXE:3800E now ships at its full 220 wafers an hour, 37 percent better than the NXE:3600D [2].

High-NA EUV

High numerical aperture (High-NA) raises the aperture from 0.33 to 0.55 and cuts the smallest printable feature from 13 nm to 8 nm [9]. Its optics shrink the mask image four times in one direction and eight in the other, halving the patch of wafer one exposure covers and doubling the exposures per wafer [9]. The second-generation TWINSCAN EXE:5200B runs at 175 wafers an hour, 60 percent above the EXE:5000 [2].

Reuters puts a standard EUV tool at around $200 million and a High-NA machine at $350 to $400 million, prices ASML does not publish [8].

5 All about light and lasers in lithography. ASML [A] asml.com/en/technology/lithography-principles/light-and-lasers

7 Presentation Investor Relations Q4 2025. ASML · 27 January 2026 [A] ourbrand.asml.com/m/3136300aa4999bc1/original/2026_01_28_Presentation-Investor-Relations-Q...


8 Explainer: The $400 million ASML 'printers' key for the AI chip boom. Reuters · 28 January 2026 [B] reuters.com/world/asia-pacific/250-million-asml-printer-behind-nvidias-chips-2026-07-28

6 Lenses & mirrors - Lithography principles. ASML [A] asml.com/en/technology/lithography-principles/lenses-and-mirrors

2 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/8ab959d4926657b/original/asml-2025-annual-report-strategic-report-sect...

9 5 things you should know about High NA in EUV. ASML · 25 January 2024 [A] asml.com/en/company/stories/2024/5-things-high-na-euv

What one lithography system costs. The High-NA figure is quoted as a $350-400M range; the bar shows the low end $M



Source: Reuters explainer on ASML's lithography machines, 28 July 2026

Intel and TSMC have chosen differently on High-NA:

- **Intel Foundry** ships the first high-volume logic product made with High-NA, on Intel 18A, and installed the first EXE:5200B [10]. By September 2026 it had processed more than one million wafers on High-NA tools [11].
- **TSMC** waited, and now says it will use High-NA in high-volume manufacturing from 2030 [12].

ASML recognized four EXE systems in sales in 2025 against two in 2024 [1], and expects the platform to start supporting high-volume manufacturing in 2027 [2]. On 8 September 2026 it announced with TSMC a move to 12-inch photomasks to remove stitching constraints, aiming for a pilot mask line by 2031 and 12-inch High-NA systems in production by 2033 [12].

EUV systems ASML recognized in sales each year TOOLS



Source: ASML 2025 annual report (2024 and 2025); 2023 from ASML's Q4 2023 investor presentation

Who makes it

ASML took EUR 32.7 billion in net sales in 2025 at a 52.8 percent gross margin [1], and in July 2026 raised its 2026 forecast to EUR 43 to 45 billion at 54 to 56 percent

10 High NA EUV reaches new readiness milestone with first high-volume Logic product. ASML · 15 July 2026 [A] asml.com/en/news/press-releases/2026/high-na-euv-reaches-new-readiness-milestone

11 Intel Foundry and ASML Accelerate Industry Readiness for High-NA EUV. Intel · 7 September 2026 [A] intel.com/content/www/us/en/newsroom/news/intel-foundry/intel-foundry-asml-accelerate-indu…

12 ASML and TSMC Announce Initiative to Pioneer Industry Transition to Large-Format Photomasks for High NA EUV. TSMC · 8 September 2026 [A] pr.tsmc.com/english/news/3338

1 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/419103cb23dfeaa4/original/asml-2025-annual-report-financial-performanc…

2 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/8ab959d4926657b/original/asml-2025-annual-report-strategic-report-sect…


[13]. It assembles more than it makes, listing 5,100 suppliers [14]. Four of them make the main parts of the EUV machine:

- **Zeiss SMT**, Oberkochen, makes the illumination system and the six-mirror projection optics [15].
- **Trumpf**, Ditzingen, makes the carbon dioxide drive laser, which amplifies a few watts to 40 kilowatts [16].
- **ASML San Diego**, which includes the light-source maker Cymer that ASML bought in 2013, designs the source where the laser turns tin into plasma, and builds the droplet generator [17].
- **VDL ETG** builds the frames that suspend and position the mirrors [18].

ASML says the production capacity of Zeiss, its sole supplier of optics, limits how many lithography systems it can build [14].

Nikon and Canon are specialists now. Nikon sold 22 new chip lithography systems in the year to March 2026, into a market it sizes at 570 units for 2025, and its Precision Equipment business made an operating loss [19]. Canon's alternative is nanoimprint, where the FPA-1200NZ2C stamps the pattern instead of projecting it, down to a 14 nm linewidth [20]. Canon delivered one in 2024 to the Texas Institute for Electronics, to be used for research and prototypes [20].

ASML net system sales by technology, 2025 %



EUV 48% ArF immersion 42% KrF 4% Metrology and inspection 3% ArF dry 2% i-line 1%

Source: ASML Q4 2025 investor presentation

Controls and China's answer

Export controls bar EUV from Chinese foundries, and CSIS judges that China cannot yet build it despite state spending [21]. Below EUV, the restrictions arrived in

13 Press Release Financial Results Q2 2026. ASML · 14 July 2026 [A] ourbrand.asml.com/asset/c8dbf3fc-4c5e-4406-83f6-27694b138245/Press-Release-Financial-Resul…

14 ASML HOLDING NV, Form 6-K report of foreign private issuer for the period ended 2025-12-31 (6-K). U.S. Securities and Exchange Commission (filing by ASML HOLDING NV) · 25 February 2026 [A] sec.gov/Archives/edgar/data/937966/000162828026011377/asml-2025xannualxreportx.htm

15 EUV lithography and technology. Carl Zeiss [A] zeiss.com/semiconductor-manufacturing-technology/inspiring-technology/euv-lithography.html

16 Good things come in ever-smaller packages. TRUMPF [A] trumpf.com/en_US/products/lasers/euv-drive-laser

17 Explore ASML San Diego. ASML [A] asml.com/en/company/about-asml/locations/san-diego

18 [A] web.archive.org/web/20240726075938/https://www.vdlgroep.com/en/news/vdl-etg-builds-complex…

19 FINANCIAL RESULTS The Year Ended March 31,2026. Nikon · 21 May 2026 [A] nikon.com/content/dam/web-assets/nikoncom/company/local/global/en/ir/ir_library/result/pdf…

20 Canon delivers FPA -1200NZ2C nanoimprint lithography system for semiconductor manufacturing to the Texas Institute for Electronics. Canon · 26 September 2024 [A] global.canon/en/news/2024/20240926.html

21 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies [A] csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines…

this order:


- **Dutch national licensing** of advanced DUV took effect on 1 September 2023, and The Hague widened it from 7 September 2024 [22].
- **A partial license revocation** disclosed on 1 January 2024 stopped NXT:2050i and NXT:2100i shipments to a few Chinese customers [23].
- **The BIS Affiliates Rule** extended entity-list controls to affiliates owned 50 percent or more by listed entities from 29 September 2025 [24], then BIS suspended it to 9 November 2026 [25].

China fell from 41 percent of ASML's net system sales in 2024 to 33 percent in 2025 [7].

On DUV, Reuters reported in July 2026, on one unnamed source, that Shanghai Aishengna Electronic Technology Group has started producing home-grown immersion DUV tools. The firm was registered in August 2023 with 7 billion yuan of capital and two state shareholders, Shanghai Electric Holding and a Shanghai International Trust subsidiary. It has no website, and has taken in teams from SMEE and the startup Yuliangsheng [26]. SMEE, the incumbent, is strongest in i-line and even there holds about four percent of the world market [21].

On EUV there is less evidence, and claims of Huawei mass production in 2026 remain unverified. Reuters reported in December 2025 that a Shenzhen team of former ASML engineers had built a prototype that makes extreme ultraviolet light but no chip [27]. Between that light and a printed chip sit the mirrors, and ASML's sole supplier of them is Zeiss [14].

ASML net system sales by the region tools shipped to, 2025 %



China 33% South Korea 25% Taiwan 22% United States 12% Japan 5%
Rest of Asia 2% EMEA 1%

Source: ASML Q4 2025 investor presentation

22 The Netherlands expands export control measure for advanced semiconductor manufacturing equipment. Government of the Netherlands · 6 September 2024 A government.nl/latest/news/2024/09/06/the-netherlands-expands-export-control-measure-advanc…

23 Statement regarding partial revocation export license. ASML · 1 January 2024 A asml.com/en/news/press-releases/2023/statement-regarding-partial-revocation-export-license

24 Expansion of End-User Controls To Cover Affiliates of Certain Listed Entities. Federal Register (Commerce Department; Industry and Security Bureau) · 30 September 2025 A federalregister.gov/documents/2025/09/30/2025-19001/expansion-of-end-user-controls-to-cove…

25 One Year Suspension of Expansion of End-User Controls for Affiliates of Certain Listed Entities. Federal Register (Commerce Department; Industry and Security Bureau) · 12 November 2025 A federalregister.gov/documents/2025/11/12/2025-19846/one-year-suspension-of-expansion-of-en…

7 Presentation Investor Relations Q4 2025. ASML · 27 January 2026 A ourbrand.asml.com/m/3136300aa4999bc1/original/2026_01_28_Presentation-Investor-Relations-Q…

26 China starts production of home-grown immersion DUV chipmaking tools, source says. Reuters · 28 July 2026 B reuters.com/world/china/china-starts-production-home-grown-immersion-duv-chipmaking-tools-…

21 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies A csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines…

27 How China built its 'Manhattan Project' to rival the West in AI chips. Reuters · 17 December 2025 B reuters.com/world/china/how-china-built-its-manhattan-project-rival-west-ai-chips-2025-12-17

14 ASML HOLDING NV, Form 6-K report of foreign private issuer for the period ended 2025-12-31 (6-K). U.S. Securities and Exchange Commission (filing by ASML HOLDING NV) · 25 February 2026 A sec.gov/Archives/edgar/data/937966/000162828026011377/asml-2025xannualxreportx.htm

The chokepoint

If ASML stops shipping, nothing at the leading edge gets printed, and even ASML could not rebuild itself quickly, since Zeiss makes its optics and Trumpf its drive laser.

For AI accelerators, EUV is the point of control. It prints the finest layers, the ones that set how densely transistors and wires pack, and TSMC expects the number of layers needing High-NA to rise as AI designs grow more complex [12]. Every added layer is more time on a tool nobody else builds.

Key evaluation criteria

- **Resolution.** Set by wavelength divided by numerical aperture. 13 nm at 0.33 NA, 8 nm at 0.55 NA [9].
- **Throughput.** Wafers an hour at a stated dose. 220 on the NXE:3800E, 175 on the EXE:5200B [2].
- **Overlay.** How precisely one layer lands on the one below; ASML says the EXE:5200B's improved projection optics, developed with Zeiss, maximize imaging and overlay [2].
- **Field size.** The patch of wafer one exposure covers. High-NA halves it [9]. ASML and TSMC plan 12-inch masks to remove stitching constraints [12].
- **Source power.** Brighter light, more wafers an hour, which is why the 1,000-watt demonstration matters [2].

FOUR THINGS TO REMEMBER

— Lithography prints each layer of a chip's circuit onto the wafer.

— The finest layers need extreme-ultraviolet light, which works only in a vacuum and with mirrors.

— ASML of the Netherlands is the only maker of EUV machines, and Zeiss is its sole supplier of their mirrors.

12 ASML and TSMC Announce Initiative to Pioneer Industry Transition to Large-Format Photomasks for High NA EUV. TSMC · 8 September 2026 [A] pr.tsmc.com/english/news/3338

9 5 things you should know about High NA in EUV. ASML · 25 January 2024 [A] asml.com/en/company/stories/2024/5-things-high-na-euv

2 ASML 2025 Annual Report. ASML · 24 February 2026 [A] ourbrand.asml.com/m/8ab959d4926657b/original/asml-2025-annual-report-strategic-report-sect…

- Export controls block EUV sales to Chinese chipmakers, and China's own prototype has printed no chip.

CHAPTER
05
STAGE 5 OF 15

Photomasks and Pellicles

Every leading-edge chip depends on a business worth tens of billions of yen. Japan's AGC and Hoya are two of the three firms that make the blank plates EUV masks are built on, Japan's Lasertec built the first tool that inspects finished masks in EUV light, and a membrane 13 nanometers thick catches the dust that would otherwise land on them.

IN PLAIN TERMS

A photomask is the stencil that lithography prints from, one for each layer of a chip. The same plate prints its layer on wafer after wafer, so one plate shapes millions of chips. No glass lets the short light now in use pass through, so instead of a window the plate is a mirror, built up from about forty pairs of very thin layers, and the light bounces off it. A dark pattern drawn on top of the mirror soaks up the light wherever no line should print. Any speck of dust on the plate repeats on every wafer it prints. Japan's AGC and Hoya are two of the three firms that make those mirrors. A business almost nobody has heard of can hold up every advanced chip in the world.

IN SHORT

AGC says it is one of only three companies in the world that make the blank glass plates for EUV photomasks, the stencils used to print a chip's finest layers [1]. Hoya, another Japanese maker of these blanks, says its share of the market is exceptionally high [8]. SemiAnalysis expected a full set of masks for a 3 nm chip to cost near $40 million, a fixed cost that only chips sold in large numbers can repay [18].

1 The Japanese glass behind next-generation chips. AGC [A] agc.com/en/hub/pr/the-japanese-glass-behind-next-generation-chips.html

8 Information Technology Business | Review of Operations | HOYA REPORT 2025. HOYA [A] hoya.com/ir/2025/en/review/it.html

18 The Dark Side Of The Semiconductor Design Renaissance – Fixed Costs Soaring Due To Photomask Sets, Verification, and Validation. SemiAnalysis · 24 July 2022 [B] newsletter.semianalysis.com/p/the-dark-side-of-the-semiconductor

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	Hard AGC says only three firms supply the blank plates for EUV masks, and Lasertec was the first to sell a tool that checks a finished mask in EUV light.	**A mask set for the newest chips costs roughly $10M to $40M, depending on the node, on 2022 SemiAnalysis estimates**

WHO LEADS

- JP **AGC** Ranks itself No.2 worldwide in EUV mask blanks on its own fiscal 2026 estimates and counts three suppliers in all; targeted over ¥40bn of EUV blank sales by 2025
- JP **Hoya** Says its share of mask blanks is exceptionally high, and aims to keep its leading share even if customers gradually move to multi-sourcing EUV blanks
- JP **Lasertec** Launched the world's first patterned EUV mask inspection tool that works at the scanner's own wavelength, in 2019; JPY 230,485 million of net sales in the year to June 2026
- AT **IMS Nanofabrication** Intel calls it the established industry leader in multi-beam mask writers, the machines that draw the pattern onto the mask
- US **Photronics** Calls itself one of the world's leading photomask makers; $849.3M revenue in fiscal 2025

WHERE IT IS MADE

- JP **Japan** Mask blanks (AGC, Hoya), DUV blanks (Shin-Etsu), inspection (Lasertec), writers (NuFlare), pellicles (Mitsui Chemicals)
- AT **Austria** IMS Nanofabrication multi-beam mask writers, Brunn am Gebirge and Vienna
- DE **Germany** Zeiss mask repair and metrology
- US **United States** Photronics merchant mask shops, KLA inspection
- TW **Taiwan** TSMC's in-house mask shop, and a stake of about 10% in IMS

WHY SUBSTITUTION IS SLOW

An EUV mask starts as a blank plate coated with forty pairs of layers. AGC says it invested more than a decade in meeting the blank's requirements, and mass production only began in 2017. Three firms have now done it and the structure of the plate is published, so a newcomer knows what to build. The harder part is inspection, where Lasertec launched the world's first tool that checks a patterned mask in the same EUV light the scanner uses, in 2019.

WHERE CHINA STANDS

SMIC runs two mask shops of its own in Shanghai, for g-line, i-line, DUV and ArF steppers and scanners. No Chinese firm makes an EUV mask blank, a tool that checks a mask in EUV light, or a multi-beam writer, the machine that draws the finest patterns onto a mask.

WHERE THE US STANDS

Photronics calls itself one of the world's leading photomask makers, and KLA makes mask inspection tools, but no American firm makes an EUV mask blank or a tool that checks a mask in EUV light.

Every EUV layer on an AI accelerator needs a flawless mask, built on a blank plate from one of only three suppliers worldwide, two of which are Japan's AGC and Hoya [1]. AGC says it is the only company in the world that takes an EUV blank all the way from the glass to the finished coating [2].

How it works

A mask starts as a blank, a polished plate with nothing on it yet. For deep ultraviolet the blank is a window of quartz carrying a light-blocking film such as molybdenum silicide, and Shin-Etsu supplies those blanks [3]. For EUV the blank is a mirror of about 40 molybdenum and silicon layer pairs, 7 nm to a pair, laid on glass, with a dark tantalum film on top, the absorber, that will carry the pattern [4].

The mask shop coats the blank with resist, and a mask writer draws the design into the coating with a beam of electrons, one shape at a time, over many hours. A wash removes the drawn resist, an etch removes the blocking film or absorber wherever the resist is gone, and the rest of the resist is stripped. The plate now passes light, or reflects it, in the exact shape of one layer of the chip, four times larger than it will print. An inspection tool compares the plate to the design, and a repair tool fixes the stray defects it finds.

Making the plate a mirror creates its own problems:

- **Mask 3D effects.** Light strikes the mirror at a slant, and the absorber has height, so its edges throw small shadows that distort the printed shape; software has to correct for it in advance.
- **Write precision.** Every edge of the absorber has to sit within a few nanometers of where the design says.
- **Particles.** Anything on the reflector prints on every wafer until someone finds it.

High-NA scanners, the newest EUV machines, print finer lines with larger mirrors, and each exposure then covers half the patch of wafer, so a wafer takes twice as many exposures [5]. On 8 September 2026 ASML and TSMC announced an initiative to move from today's 6-inch masks to 12-inch masks, which they expect to raise fab productivity, lower chipmaking costs and remove stitching constraints, and they aim to set up a pilot line by 2031 [6].

Variants and trade-offs

1 The Japanese glass behind next-generation chips. AGC [A] agc.com/en/hub/pr/the-japanese-glass-behind-next-generation-chips.html

2 AGC to Boost Production Capacity of EUVL Photomask Blanks. AGC · 27 April 2023 [A] agc.com/en/news/detail/1203819_2814.html

3 Photomask blanks - Shin-Etsu Chemical Co., Ltd.. Shin-Etsu Chemical · 3 April 2019 [A] shinetsu.co.jp/en/products/electronics-materials/photomask-blanks

4 The refined EUV mask model I.A. MAKHOTKIN1*, M. WU1, V. SOLTWISCH2, F. SCHOLZE2, V. PHILIPSEN1. arXiv · 19 December 2019 [A] arxiv.org/pdf/1912.09075

5 5 things you should know about High NA in EUV. ASML · 25 January 2024 [A] asml.com/en/company/stories/2024/5-things-high-na-euv

6 ASML and TSMC Announce Initiative to Pioneer Industry Transition to Large-Format Photomasks for High NA EUV. TSMC · 8 September 2026 [A] pr.tsmc.com/english/news/3338

Blanks

AGC says it invested more than a decade in meeting the blank's requirements, which include near-zero thermal expansion, perfectly smooth and flat surfaces and no particle contamination, and mass production only began in 2017 [1]. AGC publishes no share figure for EUV blanks, but it counts the suppliers. It says it is one of three companies worldwide that supply EUV blanks, and the only one that handles every material and process itself [1]. Its own data book ranks AGC No.2 worldwide in EUV lithography photomask blanks, based on AGC's fiscal 2026 estimates [7].

Hoya says its share of the mask blank market is exceptionally high, and that customers may gradually move toward multi-sourcing EUV blanks [8]. In 2023 AGC said its EUV blank capacity would grow by about 30 percent in 2025, on a line in Fukushima selected under a METI supply-chain program, and that it was aiming for more than ¥40 billion of sales in the business by 2025 [2].

Writers

An electron-beam writer cuts the pattern into a sensitive coating on the blank. Multi-beam writers fire many beams at once, and Japan's NuFlare sells them for 3 nm node design rules [9]. Intel calls Austria's IMS Nanofabrication the established industry leader in the multi-beam mask writing tools that advanced EUV requires, and agreed in September 2023 to sell roughly 10 percent of it to TSMC at a valuation of about $4.3 billion [10].

Inspection and repair

A mask defect costs yield on every wafer that mask prints, so fabs check masks three times: as blanks, after patterning and again in production. Actinic inspection uses 13.5 nm light, the wavelength of EUV lithography, and Lasertec launched the world's first actinic EUV patterned mask inspection system, the ACTIS A150, in 2019 [11]. Lasertec reported net sales of JPY 230,485 million in the year to June 2026 [12]. KLA sells optical reticle inspection tools for both EUV and optical masks [13]. Zeiss sells electron-beam repair tools that work on EUV masks [14].

Pellicles

A pellicle is a thin membrane on a frame above the mask. Particles land on it, too far out of focus to print, and the pattern below stays clean.

1 The Japanese glass behind next-generation chips. AGC [A] agc.com/en/hub/pr/the-japanese-glass-behind-next-generation-chips.html

7 AGC Data Book. AGC Inc. · 29 May 2026 [A] agc.com/en/ir/library/outline/pdf/reference.pdf

8 Information Technology Business | Review of Operations | HOYA REPORT 2025. HOYA [A] hoya.com/ir/2025/en/review/it.html

2 AGC to Boost Production Capacity of EUVL Photomask Blanks. AGC · 27 April 2023 [A] agc.com/en/news/detail/1203819_2814.html

9 [A] nuflare.co.jp/english/products/beam

10 Intel to Sell Minority Stake in IMS Nanofabrication Business to TSMC. Intel · 12 September 2023 [A] intc.com/news-events/press-releases/detail/1645/intel-to-sell-minority-stake-in-ims-nanofa…

11 [A] lasertec.co.jp/en/news/2025/20251031_3912.html

12 Business Report | Lasertec Corporation. Lasertec [A] lasertec.co.jp/en/ir/plan/message.html

13 [A] ir.kla.com/news-events/press-releases/detail/95/kla-tencor-introduces-five-patterning-cont…

14 [A] zeiss.com/semiconductor-manufacturing-technology/products/photomask-solutions/mask-repair.…

ASML's EUV membrane is 13 nanometers thick, has to hold together at 500 degrees Celsius in vacuum, and every photon it absorbs is light that never reaches the wafer [15]. ASML released its first EUV pellicles in 2016 and calls the pellicle one of the breakthroughs that brought EUV lithography to high-volume manufacturing [15]. The light crosses it twice, on the way in and on the way back off the mirror, so absorption counts double.


Carbon nanotube membranes are the next step, aimed at next-generation High-NA, high-output EUV scanners [16]. In 2020 imec mounted them on reticles and exposed them in an NXE:3300 scanner, measuring single-pass transmission up to 97 percent and finding the effect on imaging low and correctable [17]. Mitsui Chemicals, which began commercial production of silicon-based EUV pellicles under an ASML license in 2021, said in 2024 it would build a plant at Iwakuni-Ohtake, tentatively due to finish in December 2025, for carbon nanotube membranes with 92 percent or higher transmittance that withstand exposure power above 1 kW [16].

Cost and design economics

SemiAnalysis put mask sets beyond $1 million at 28 nm and beyond $10 million at 7 nm, and in 2022 expected 3 nm mask sets to push into the $40 million range [18].

That cost decides who can use a node at all. SemiAnalysis wrote that falling cost per transistor at 5 nm and 3 nm is limited to firms with large wafer volume, and that more companies will lack the volume to spread the fixed cost of mask sets [18]. It expected failed chip designs to show up first among AI chip startups, which work on much tighter budgets [18].

Cost of one mask set by node, 2022 estimates $M



Source: SemiAnalysis

15 Indistinguishable from magic: the EUV pellicle. ASML · 14 September 2022 [A] asml.com/en/news/stories/2022/the-euv-pellicle-indistinguishable-from-magic

16 Mitsui Chemicals Sets up Production Facilities for CNT Pellicles to Be Used in Next-Gen EUV Lithography. Mitsui Chemicals [A] jp.mitsuichemicals.com/en/release/2024/2024_0528_1/index.htm

17 Imec demonstrates CNT pellicle utilization on EUV scanner. imec · 6 October 2020 [A] imec-int.com/en/press/imec-demonstrates-cnt-pellicle-utilization-euv-scanner

18 The Dark Side Of The Semiconductor Design Renaissance – Fixed Costs Soaring Due To Photomask Sets, Verification, and Validation. SemiAnalysis · 24 July 2022 [B] newsletter.semianalysis.com/p/the-dark-side-of-the-semiconductor

Who makes it

Mask making splits between chipmakers that make masks for their own use and independent merchant firms that sell to them and others [19]. Photronics says the market was majority captive-supplied for a period, and that production has more recently tended to move toward the independents [19]. Photronics, a leading worldwide maker of IC and flat panel display masks, had $849.3 million of fiscal 2025 revenue, of which $615.1 million was IC masks [20]. Its named competitors include Dai Nippon Printing, Hoya and Tekscend Photomask, and it also competes with chipmakers' own mask shops [19].

SMIC runs two in-house mask shops in Shanghai, for g-line, i-line, DUV and ArF steppers and scanners [21]. There is no Chinese EUV blank, no Chinese actinic inspection tool and no Chinese multi-beam writer.

The chokepoint

Mask blanks are a small, highly concentrated business. Three firms supply EUV blanks worldwide, AGC says, and AGC spent more than a decade meeting the blank's requirements before mass production began in 2017 [1]. AGC's own sales target for the business was more than ¥40 billion by 2025 [2]. Lasertec launched the first tool that inspects patterned EUV masks in EUV light, in 2019 [11].

Pellicles already work in high-volume EUV manufacturing, but ASML says no material is completely transparent to EUV light, so any pellicle in the light's path costs customers productivity [15]. In 2024 Mitsui Chemicals said it would set up production of carbon nanotube membranes for next-generation High-NA, high-output EUV scanners [16].

Key evaluation criteria

- **Blank defectivity.** Particles buried in the multilayer cannot be repaired, so blank yield sets mask yield.
- **Write time and placement.** Intel says advanced EUV requires multi-beam mask writing tools, and calls IMS the established industry leader in them [10].
- **Actinic inspectability.** A 13.5 nm inspection uses the same wavelength as EUV lithography, and Lasertec launched the first one for patterned masks in 2019 [11].

19 [A] sec.gov/Archives/edgar/data/810136/000114036125045801/ef20057458_10k.htm

20 Photronics Reports Full Year and Fourth Quarter Fiscal 2025 Results. GlobeNewswire (release by Photronics) · 10 December 2025 [A] globenewswire.com/news-release/2025/12/10/3203040/0/en/Photronics-Reports-Full-Year-and-Fo…

21 Mask Service. SMIC [A] smics.com/en/site/mask

1 The Japanese glass behind next-generation chips. AGC [A] agc.com/en/hub/pr/the-japanese-glass-behind-next-generation-chips.html

2 AGC to Boost Production Capacity of EUVL Photomask Blanks. AGC · 27 April 2023 [A] agc.com/en/news/detail/1203819_2814.html

11 [A] lasertec.co.jp/en/news/2025/20251031_3912.html

15 Indistinguishable from magic: the EUV pellicle. ASML · 14 September 2022 [A] asml.com/en/news/stories/2022/the-euv-pellicle-indistinguishable-from-magic

16 Mitsui Chemicals Sets up Production Facilities for CNT Pellicles to Be Used in Next-Gen EUV Lithography. Mitsui Chemicals [A] jp.mitsuichemicals.com/en/release/2024/2024_0528_1/index.htm

10 Intel to Sell Minority Stake in IMS Nanofabrication Business to TSMC. Intel · 12 September 2023 [A] intc.com/news-events/press-releases/detail/1645/intel-to-sell-minority-stake-in-ims-nanofa…

- **Pellicle transmission and lifetime.** Transmission counts twice, and imec measured carbon nanotube membranes passing up to 97 percent in a single crossing in 2020 [17].
- **Mask-set cost per node.** $10M to $40M at the leading edge, which decides which designs can use it [18].

FOUR THINGS TO REMEMBER

- A photomask is the stencil for one layer of a chip, and any flaw on it repeats on every wafer.
- Three firms make EUV mask blanks, and Lasertec launched the first tool that checks finished masks in EUV light.
- AGC spent more than a decade learning to make EUV blanks before mass production began in 2017.
- China makes masks only for older machines.

17 Imec demonstrates CNT pellicle utilization on EUV scanner. imec · 6 October 2020 [A] imec-int.com/en/press/imec-demonstrates-cnt-pellicle-utilization-euv-scanner

18 The Dark Side Of The Semiconductor Design Renaissance – Fixed Costs Soaring Due To Photomask Sets, Verification, and Validation. SemiAnalysis · 24 July 2022 [B] newsletter.semianalysis.com/p/the-dark-side-of-the-semiconductor

CHAPTER
06
STAGE 6 OF 15

Deposition and Etch

Lithography prints the pattern; deposition and etch lay down and carve away the layers, and they are among the tools where Chinese makers gained the most share between 2019 and 2024.

IN PLAIN TERMS

Deposition and etch build the chip itself, one layer at a time. Deposition lays down a film a few atoms thick. Lithography prints a pattern on it. Etch then eats away everything the pattern does not protect, and the next film goes down on top. Making a chip often takes more than a thousand steps. Some of the holes the etch cuts are hundreds of times deeper than they are wide, the shape of a finger-wide shaft dropping through several floors, and the film has to coat them right to the bottom. The etch has to eat one material and leave the one beside it untouched. Four firms in America, Japan and the Netherlands make most of these machines, and Chinese makers have gained share in both kinds of tool since 2019.

IN SHORT

Deposition tools lay thin films on a wafer and etch tools carve patterns into them, and American and Japanese companies lead in making both [4]. Chinese toolmakers have gained ground in these tools, reaching almost 9 percent of the world market for etch and cleaning tools in 2024 [21]. They gained no share in atomic layer deposition, the most advanced deposition tool, and held less than 1 percent of that market in 2024 [21]. US export rules call this tool a critical enabler of today's most advanced chips [3].

4 **The Semiconductor Supply Chain - Issue Brief.** Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

21 **Inside Beijing's Chipmaking Offensive.** Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

3 **Export Controls on Semiconductor Manufacturing Items.** U.S. Government Publishing Office (Federal Register) · 25 October 2023 [A] govinfo.gov/content/pkg/FR-2023-10-25/pdf/2023-23049.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION

High

SUBSTITUTABILITY

Moderate

Most deposition and etch steps have three or four established tool makers; in atomic layer deposition, Chinese makers held less than 1 percent in 2024.

PRICE OR MARKET SIZE

Tool makers publish no list prices

World sales of chipmaking equipment were $135.1B in 2025, with wafer processing tools up 12%.

WHO LEADS

- US **Applied Materials** $28.4B revenue, fiscal 2025; leader in physical and chemical vapor deposition and in epitaxy
- US **Lam Research** $23.2B revenue, fiscal 2026; leader in dry etch and in metal atomic layer deposition
- JP **Tokyo Electron** 23% of dry etch and 38% of tube and low-pressure CVD, 2025
- NL **ASM International** €3.2B revenue, 2025; leader in atomic layer deposition
- CN **Naura** 5th largest equipment vendor worldwide, 2025 estimate

WHERE IT IS MADE

- US **United States** Applied Materials (Santa Clara), Lam Research (Fremont)
- JP **Japan** Tokyo Electron, Kokusai Electric, Hitachi High-Tech
- NL **Netherlands** ASM International, Almere; ALD and epitaxy
- KR **South Korea** Large buyer; Semes and local suppliers in wet processing
- CN **China** Naura, AMEC, Piotech; largest equipment market at $49.3B in 2025

WHY SUBSTITUTION IS POSSIBLE

For most of the deposition and etch steps inside a fab, the tool can already be bought from three or four makers: Applied Materials, Lam, Tokyo Electron and ASM International. Switching from one maker to another means testing the new tool on the fab's own line until it matches. Atomic layer deposition, the most advanced kind of deposition, lays down a film a fraction of a layer of atoms at a time. Chinese tool makers gained share in etch between 2019 and 2024 but gained none in atomic layer deposition, where they held less than 1 percent in 2024.

WHERE CHINA STANDS

Deposition and etch are among the tools where Chinese makers gained the most share between 2019 and 2024. Chinese suppliers held almost 11 percent of dry etch and 7 percent of deposition in 2024, but under 1 percent of atomic layer deposition.

WHERE THE US STANDS

Two of the three largest deposition and etch tool makers are American. The US government lists some dry etch, atomic layer deposition and deep-hole deposition tools as controlled exports, and one rule also covers tools built outside the United States with American technology.

Applied Materials and Lam Research, the two largest deposition and etch suppliers, booked $28.4 billion and $23.2 billion of revenue in their latest fiscal years [1] [2].

How it works

Both steps happen in a vacuum chamber that holds one wafer at a time. A pump empties the chamber of air, a measured flow of gas comes in, and an electric field that reverses millions of times a second, a radio-frequency field, strips electrons off the gas molecules. The gas is now a plasma, charged fragments that react far more readily than whole molecules do.

For deposition the gas carries the material wanted. The fragments land on the wafer and stick, and the film builds from the bottom up, a few atoms at a time. To coat the floor of a deep hole as thickly as its rim, the machine can work in cycles: let one gas settle in a single layer on every surface, pump it out, admit a second gas that reacts with that layer and nothing else, pump again. Each cycle adds a fraction of a layer of atoms wherever the gas reached, so the film builds up as evenly on the walls and floor of a hole as on its rim [3].

For etch the gas attacks one material and leaves the one beside it. Wherever the photoresist pattern covers the wafer, nothing happens. Wherever it does not, the fragments react with the surface and turn it into a gas, which the pump carries away. A second field pulls the charged fragments straight down at the wafer, so the etch cuts vertically and a narrow hole keeps its width as it deepens. When the etch reaches the material underneath, which the gas was chosen not to touch, it slows almost to a stop, and the tool ends the step.

Change the gas, the pressure, the power and the temperature, and the same hardware either adds material or takes it away, which is why the export controls on these tools are written as process specifications.

CSET says a single chip often takes more than 1,000 steps, with the part-finished product crossing international borders 70 or more times [4].

Variants and trade-offs

Deposition families

The market sizes and leading shares below are CSET's for 2025, which it builds from TechInsights data, on a $26.2 billion deposition tool market [5] and a $21.9 billion dry etch market [6].

1 Revenue from Contract with Customer, Excluding Assessed Tax (us-gaap:RevenueFromContractWithCustomerExcludingAssessedTax) reported by APPLIED MATERIALS INC /DE, XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for APPLIED MATERIALS INC /DE) A data.sec.gov/api/xbrl/companyconcept/CIK0000006951/us-gaap/RevenueFromContractWithCustomer...

2 LAM RESEARCH CORP, Form 8-K current report for the period ended 2026-07-29 (8-K). U.S. Securities and Exchange Commission (filing by LAM RESEARCH CORP) · 29 July 2026 A sec.gov/Archives/edgar/data/707549/000070754926000033/lrcx_exhibitx991xq4x2026.htm

3 Export Controls on Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 25 October 2023 A govinfo.gov/content/pkg/FR-2023-10-25/pdf/2023-23049.pdf

4 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 A cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

5 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) A chipexplorer.eto.tech

6 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) A chipexplorer.eto.tech

- **Physical vapor deposition** knocks atoms off a solid target and lands them on the wafer, $4.9 billion in 2025 [7].
- **Chemical vapor deposition** reacts gases at the wafer surface to grow a film; the plasma-enhanced version runs cooler and is most of the $11.2 billion CVD market, $7.5 billion in 2025 [8] [9].
- **Atomic layer deposition** lays down less than one atomic layer at a time, so it coats vertical walls as evenly as horizontal floors. US regulators call it a 3D scaling enabler in 3D DRAM, 3D NAND, and FinFET and gate-all-around logic [3]; ASM International leads it with 54.5 percent of a $4.1 billion market in 2025 [10].
- **Epitaxy** grows layers that line up with the crystal beneath them, using high-temperature CVD tools [11]. **Electroplating** deposits the copper used for wiring across the wafer [4].

Etch families

- **Conductor etch** cuts gates, metals and silicon, $12.2 billion in 2025, led by Lam at 51.2 percent [12].
- **Dielectric etch** cuts the insulating oxides and nitrides between them, $8.7 billion in 2025, led by Tokyo Electron at 55.9 percent [13].
- **High-aspect-ratio etch** cuts the deep, narrow channels that let 3D NAND stack layers of memory cells, and Lam says slight deviations from the target profile can hurt yield [14]. Lam runs the etch well below 0 degrees Celsius and says Cryo 3.0 holds critical-dimension deviation under 0.1 percent down channels up to 10 microns deep [14].

AI hardware asks for sideways cuts, deeper holes and a second metal stack on the wafer's back.

- **Gate-all-around** needs highly selective isotropic etch, which cuts sideways, and BIS controls isotropic dry etch tools with a silicon-germanium-to-silicon selectivity of 100:1 or more [3].
- **HBM** needs holes etched straight through the silicon so chips can be stacked and wired, which BIS controls at 10:1 or deeper above 7 microns a minute [15].

7 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

8 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

9 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

3 Export Controls on Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 25 October 2023 [A] govinfo.gov/content/pkg/FR-2023-10-25/pdf/2023-23049.pdf

10 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

11 [A] chipexplorer.eto.tech

4 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 [A] cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

12 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech


13 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

14 Lam Research Introduces Lam Cryo™ 3.0 Cryogenic Etch Technology to Accelerate Scaling of 3D NAND for the AI Era. Lam Research · 31 July 2024 [A] newsroom.lamresearch.com/2024-07-31-Lam-Research-Introduces-Lam-Cryo-TM-3-0-Cryogenic-Etch...

15 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 5 December 2024 [A] govinfo.gov/content/pkg/FR-2024-12-05/pdf/2024-28270.pdf

- **Backside power delivery** moves power routing to the back of the wafer [16]. Applied Materials expects it to add another $1 billion per 100,000 wafer starts a month to the wiring market it serves [17].

Tokyo Electron world market share by tool type, 2025 %



Source: Tokyo Electron FY2026 Q4 results presentation

Who makes it

SEMI put global equipment billings at $135.1 billion in 2025, up 15 percent from $117.1 billion, with wafer processing equipment up 12 percent [19].

Within deposition and etch no one firm dominates as ASML does in lithography. The share chart in Tokyo Electron's own results presentation puts it at 23 percent of dry etch, 27 percent of deposition systems (furnace, ALD and low-pressure CVD tools) and 15 percent of ALD in 2025, against 91 percent of coater/developer [18].

ASM International, the atomic layer deposition specialist, reached a record EUR 3.2 billion of revenue in 2025 as customers built 2 nm gate-all-around capacity, with molybdenum ALD entering volume production [20].

What the world spent on chipmaking equipment $B



Source: SEMI, Worldwide Semiconductor Equipment Market Statistics

China and the controls

China is the tool vendors' largest market, and Chinese toolmakers have gained share since 2019 [21]. It bought $49.3 billion of equipment in 2025, still the biggest

16 [A] download.intel.com/newsroom/archive/2025/en-us-2023-06-05-powervia-test-shows-industrylead...

17 Applied Materials Unveils Chip Wiring Innovations for More Energy-Efficient Computing. GlobeNewswire (release by Applied Materials) · 8 July 2024 [A] globenewswire.com/news-release/2024/07/08/2909540/0/en/applied-materials-unveils-chip-wiri...

19 SEMI Reports Global Semiconductor Equipment Billings Reached $135 Billion in 2025, Up 15% Year-on-Year. SEMI · 7 April 2026 [A] semi.org/en/SEMI-Reports-Global-Semiconductor-Equipment-Billings-Reached-135-Billion-in-2025

18 Investor Relations / April 30, 2026. Tokyo Electron · 30 April 2026 [A] tel.com/ir/library/report/pjuomj00000000tf-att/fy26q4transcript-e.pdf

20 Press Release Q4, 2025 text. ASM International · 3 March 2026 [A] asm.com/media/yvxbavwe/20260303-asm-reports-q4-and-full-year-2025-results.pdf

21 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

single market, though its spending fell half a percent while Taiwan's rose 90 percent to $31.5 billion [19]. China still takes a large share of every major vendor's sales.

- **Tokyo Electron**: 34.1 percent of sales in the year to March 2026, down from 41.7 percent [18].
- **Lam Research**: 26 percent in the June 2026 quarter, behind Taiwan at 27 percent [2].
- **Applied Materials**: 28 percent in the third fiscal quarter of 2026, down from 35 percent [22].
- **ASM International**: more than 30 percent of 2025 revenue [20].

Between 2019 and 2024 China-based suppliers went from 2 to 7 percent of deposition and from under 3 to almost 9 percent of etch and clean, 11 percent in dry etch alone [21]. In ALD they gained no share and held less than 1 percent in 2024 [21]. AMEC turned over RMB 12.385 billion in 2025, up 36.6 percent, and spent RMB 3.744 billion on research, 30.2 percent of sales [23].

Washington tightened these rules at least four times between 2022 and 2025.

- **October 2022.** The 7 October interim final rule put certain chipmaking equipment and some US person support under license and widened foreign-produced item rules for 28 listed Chinese entities [24].
- **October 2023.** The rule effective 17 November rewrote the equipment entries, adding isotropic and anisotropic dry etch (ECCN 3B001.c.1), spatial ALD (3B001.d.9), low-fluorine tungsten ALD and CVD (3B001.d.10) and carbon hard mask PECVD (3B001.d.5) [3].
- **December 2024.** BIS controlled 24 more types of equipment and three types of software, added 140 entities and wrote a foreign direct product rule that

19 SEMI Reports Global Semiconductor Equipment Billings Reached $135 Billion in 2025, Up 15% Year-on-Year. SEMI · 7 April 2026 A semi.org/en/SEMI-Reports-Global-Semiconductor-Equipment-Billings-Reached-135-Billion-in-2025

18 Investor Relations / April 30, 2026. Tokyo Electron · 30 April 2026 A tel.com/ir/library/report/pjuomj00000000tf-att/fy26q4transcript-e.pdf

2 LAM RESEARCH CORP, Form 8-K current report for the period ended 2026-07-29 (8-K). U.S. Securities and Exchange Commission (filing by LAM RESEARCH CORP) · 29 July 2026 A sec.gov/Archives/edgar/data/707549/000070754926000033/lrcx_exhibitx991xq4x2026.htm

22 Applied Materials Announces Third Quarter 2026 Results. GlobeNewswire (release by Applied Materials) · 13 August 2026 A globenewswire.com/news-release/2026/08/13/3344890/0/en/applied-materials-announces-third-q…

20 Press Release Q4, 2025 text. ASM International · 3 March 2026 A asm.com/media/yvxbavwe/20260303-asm-reports-q4-and-full-year-2025-results.pdf

21 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 A cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

23 AMEC holds its 2025 annual results briefing (中微公司成功举办2025年度业绩说明会). Advanced Micro-Fabrication Equipment (AMEC) · 1 April 2026 A amec-inc.com/news/708.html

24 Implementation of Additional Export Controls: Certain Advanced Computing and Semiconductor Manufacturing Items; Supercomputer and Semiconductor End Use; Entity List Modification. U.S. Government Publishing Office (Federal Register) · 13 October 2022 A govinfo.gov/content/pkg/FR-2022-10-13/pdf/2022-21658.pdf


3 Export Controls on Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 25 October 2023 A govinfo.gov/content/pkg/FR-2023-10-25/pdf/2023-23049.pdf

reaches tools built outside the United States [25]. The new entries take in TSV etch and deposition into features with aspect ratios above 200:1 [15].

- **September 2025.** The Affiliates Rule extended Entity List restrictions to any company at least 50 percent owned by a listed entity [26]; BIS then stayed it to 9 November 2026 [27].

Applied Materials took a $253 million charge to settle an export controls compliance matter with BIS, so the rules reach the vendors as well as their customers [22].

China-based suppliers' share of global tool segments, 2024 %



Source: CSET, Inside Beijing's Chipmaking Offensive

The chokepoint

The chokepoint is real but weaker than lithography's. Three or four credible vendors exist for most of the deposition and etch steps inside a fab. The exceptions are ALD, where Chinese makers held less than 1 percent in 2024 [21], and the extremely deep, narrow holes that HBM and 3D memory need. The December 2024 rule targets those [15].

Key evaluation criteria

- **Selectivity.** How hard the process attacks one material and spares another. BIS controls wet processing at a silicon-germanium-to-silicon ratio of 100:1 [3].

25 Commerce Strengthens Export Controls to Restrict China's Capability to Produce Advanced Semiconductors for Military Applications. U.S. Bureau of Industry and Security · 2 December 2024 [A] bis.gov/press-release/commerce-strengthens-export-controls-restrict-chinas-capability-prod…

15 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 5 December 2024 [A] govinfo.gov/content/pkg/FR-2024-12-05/pdf/2024-28270.pdf

26 Expansion of End-User Controls To Cover Affiliates of Certain Listed Entities. U.S. Government Publishing Office (Federal Register) · 30 September 2025 [A] govinfo.gov/content/pkg/FR-2025-09-30/pdf/2025-19001.pdf

27 One Year Suspension of Expansion of End-User Controls for Affiliates of Certain Listed Entities. U.S. Government Publishing Office (Federal Register) · 12 November 2025 [A] govinfo.gov/content/pkg/FR-2025-11-12/pdf/2025-19846.pdf

22 Applied Materials Announces Third Quarter 2026 Results. GlobeNewswire (release by Applied Materials) · 13 August 2026 [A] globenewswire.com/news-release/2026/08/13/3344890/0/en/applied-materials-announces-third-q…

21 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

3 Export Controls on Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 25 October 2023 [A] govinfo.gov/content/pkg/FR-2023-10-25/pdf/2023-23049.pdf

- **Conformality and aspect ratio.** Whether a film reaches the bottom of a hole, and how deep that hole is against its width. Controls start at 10:1 for TSV etch and 200:1 for 3D DRAM deposition [15].
- **Uniformity.** Variation across a 300 mm wafer, with the TSV etch control set at within-wafer etch depth nonuniformity of 2 percent or less [15].
- **Throughput.** Wafers per hour, which sets cost per layer and decides how many lots a fab can run.
- **Particles and chamber matching.** How large a share of the defects a fab can tolerate comes from these tools, and whether one chamber behaves like the next, which metrology and inspection measure (see Metrology and inspection).

FOUR THINGS TO REMEMBER

- Deposition lays down thin films and etch cuts them into patterns, and a chip often takes more than a thousand steps.
- Four American, Japanese and Dutch firms make most of these tools, and none dominates.
- Chinese makers held almost 11 percent of dry etch and 7 percent of deposition in 2024.
- Chinese makers held less than 1 percent of atomic layer deposition in 2024.

15 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 5 December 2024 A govinfo.gov/content/pkg/FR-2024-12-05/pdf/2024-28270.pdf

CHAPTER
07
STAGE 7 OF 15

Metrology and Inspection

No fab is planned around measuring and inspecting wafers, and no fab works without it. One American firm held 56.5 percent of the market for those tools in 2024, 6.5 times its nearest rival, and its share is still growing.

IN PLAIN TERMS

Metrology and inspection are the factory's quality control. Between the steps that build a chip, another machine looks the wafer over. It checks whether the lines are the right width, whether this layer landed squarely on the last one, and whether a speck of dirt has killed a circuit. An AI accelerator is the part built to run AI, and its main chip, the one that does the calculating, is one of the largest cut from a wafer. A bigger chip is a bigger target for a speck. On a chip that size, halving the stray specks lifts the share of working chips from about half to about seven in ten. One American firm held 6.5 times the market share of its nearest rival in 2024, so a chip factory, or fab, cut off from it would find fewer of the faults that make its chips fail.

IN SHORT

Chipmakers use inspection and measurement tools to find defects and raise the share of chips that work, and KLA, the world's leading supplier, sells to every major chipmaker [2]. KLA put its own share of this market at 56.5 percent in 2024, 6.5 times that of its nearest competitor [3]. Since December 2024, US export rules have covered the inspection tools that find the smallest defects, which the rule calls critical for advanced chips [14].

2 Letter to Shareholders Q4 Fiscal 2026. KLA Corporation · 27 July 2026 [A] d1io3yog0oux5.cloudfront.net/_b9ee755a5f60dd0fb3f9e27967aed6af/klatencor/db/1117/10668/let…

3 Compounding Sustainable Outperformance. KLA Corporation · 13 March 2026 [A] d1io3yog0oux5.cloudfront.net/_7791115a123b86b3f10b1a5eb5210224/klatencor/db/1166/10653/fil…

14 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 5 December 2024 [A] govinfo.gov/content/pkg/FR-2024-12-05/pdf/2024-28270.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate KLA is the largest maker of measuring and inspecting tools, but every kind has a second maker, so losing KLA would slow a fab without stopping it.	**A $15.7B process control tool market in 2025, 56.8% of it KLA's** KLA's fiscal 2026 revenue was $13.579B, and KLA puts the 2025 wafer equipment market at about $120B.

WHO LEADS

- US **KLA** 56.5% of process control in 2024 on its own investor-day count, 6.5 times its nearest rival; $13.579B revenue, fiscal 2026
- US **Applied Materials** 11.2% of process control tools in 2025: electron-beam defect review, line-width measurement and electron-beam metrology
- JP **Lasertec** 6.4% of process control tools in 2025, almost all of it mask inspection
- NL **ASML** 5.9% of process control tools in 2025: YieldStar layer alignment and HMI electron-beam metrology
- IL **Nova** 4.3% of process control tools in 2025; $880.6M revenue, 2025
- US **Onto Innovation** 2.6% of process control tools in 2025; $1,005.3M revenue, 2025

WHERE IT IS MADE

- US **United States** KLA (Milpitas), Onto Innovation (Wilmington, MA), Applied Materials
- NL **Netherlands** ASML YieldStar and HMI e-beam, Veldhoven and San Jose
- JP **Japan** Hitachi High-Tech CD-SEM; Lasertec mask inspection; Rigaku X-ray
- IL **Israel** Nova (Rehovot) and Camtek (Migdal Haemek)
- CN **China** Domestic entrants only; 0.7% of the process control tool market in 2025

WHY SUBSTITUTION IS POSSIBLE

Metrology and inspection tools measure and inspect wafers so a fab can find and fix faults in its process. KLA is the biggest maker, but eight other firms each hold more than 1 percent of the market, and Applied Materials and Hitachi each lead at least one kind of tool. A fab that loses KLA and buys from the others keeps running. It finds fewer flaws and fixes them more slowly. A country that is not allowed to buy from any of them has to rely on its own makers, and Chinese firms held 0.7 percent of the market for these tools in 2025.

WHERE CHINA STANDS

Chinese makers hold a smaller share of metrology and inspection than of deposition, etch, polishing, ion implantation or test tools. In 2019 Chinese firms held 3.4 percent of line-

width measurement, 1.3 percent of defect inspection and none of mask or packaging inspection. In 2025 they held 0.7 percent of the whole market for these tools, against 0.2 percent of lithography tools. CSET's July 2025 survey of Chinese share gains from 2019 to 2024 covers deposition, etch, polishing, lithography, packaging and test, and does not cover measurement and inspection.

WHERE THE US STANDS

KLA is the largest maker of metrology and inspection tools in the world. It puts its own 2024 share at 56.5 percent, or 6.5 times its nearest rival. CSET's Supply Chain Explorer puts it at 56.8 percent of the 2025 market. In 2025 American firms held 71.7 percent of this market and Japanese firms 14.1 percent. A December 2024 US rule added inspection and measurement tools for patterned 300 mm wafers to the controlled list, for tools that can find defects 21 nm across or smaller.

Process control tools were a $15.7 billion market in 2025 [1]. KLA puts the whole wafer equipment market, including advanced packaging, at about $120 billion that year [2]. At its March 2026 investor day KLA put its own 2024 share at 56.5 percent, 6.5 times its nearest competitor [3]. CSET's count for 2025 is 56.8 percent [1].

How it works

An inspection tool sweeps a beam of light across the wafer, photographs it, and compares the image of each chip with the image of its neighbors. The chips on a wafer are meant to be identical, so anything that shows in one and not the others is a defect, and the tool records where it is. For faults too small for light to show, a second tool scans a beam of electrons across a small patch and builds a picture from the electrons that bounce back.

A metrology tool measures known shapes. It shines light on a test pattern printed beside the circuits and works out from the scatter how wide the lines are and how thick the film is, and it reads marks printed in this layer and the last to measure how far the two are out of line, which is overlay.

The fab pays for all this to protect yield, the share of chips on a wafer that work. A wafer loses value two ways: whole regions ruined by mishandling, misalignment or over-etching, and single circuits killed by stray material or an airborne particle [4].

A bigger chip is a bigger target for the second kind, and the loss grows faster than the area. In the standard formula, die yield is (1 + D0A/a) to the power minus a, where D0 is defects per square centimeter, A is die area and a is a clustering constant of 3 to 4, which says how much defects bunch together. At a defect density of 0.8 per square centimeter, with a set to 3, a 1 square centimeter die

1 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

2 Letter to Shareholders Q4 Fiscal 2026. KLA Corporation · 27 July 2026 [A] d1io3yog0oux5.cloudfront.net/_b9ee755a5f60dd0fb3f9e27967aed6af/klatencor/db/1117/10668/let…

3 Compounding Sustainable Outperformance. KLA Corporation · 13 March 2026 [A] d1io3yog0oux5.cloudfront.net/_7791115a123b86b3f10b1a5eb5210224/klatencor/db/1166/10653/fil…

4 Behrooz Parhami, Dependable Computing: A Multilevel Approach, part 2. University of California, Santa Barbara · 11 October 2020 [A] web.ece.ucsb.edu/~parhami/docs_folder/f33-book-dep-comp-pt2.pdf

yields 49.2 percent and a 2 by 2 centimeter die 11.3 percent, so the bigger die, which also fits fewer times on a wafer, costs 20.1 times as much [4].


Run that equation with a clustering constant of 3 for an 8 square centimeter die, about as much as one exposure can print, and it yields about 49 percent at a defect density of 0.10 and about 69 percent at 0.05 [4]. Getting from one to the other is yield learning, which means finding the process step that is losing dies and fixing it.

Variants and trade-offs

The tools trade sensitivity against speed. All the market sizes and shares below are CSET's, for 2025 [1].

- **Defect inspection** scans a whole wafer with light or electrons and compares each die against its neighbors. It is by far the largest family, $6.7 billion, and the one KLA dominates, at 85.9 percent. ASML's HMI eScan 1100 runs 25 electron beams at once, up to 15 times the throughput of single-beam inspection tools, and finds patterning defects down to 7 nm [5].
- **Film and shape metrology** measures how thick each film is and how flat the wafer sits, without cutting it open: $2.6 billion, with KLA at 45.6 percent, Nova at 24.6 and Onto Innovation at 10.9. Onto paid about $720 million in August 2026 for 27 percent of Japan's X-ray maker Rigaku [6].
- **Mask inspection and repair** gets its own tools, because a defect on a mask repeats on every die: $2.2 billion, and one of two families where KLA has a close rival, 45.9 percent against Lasertec's 42 and Zeiss's 10.1.
- **Overlay metrology** measures whether this layer sits on the one below: $991.4 million, split almost evenly between KLA at 51.5 percent and ASML at 47.9.
- **Critical dimension metrology** measures how wide a printed feature actually came out: $1.2 billion, and the one family Japan leads, with Hitachi at 71.9 percent and Applied Materials at 27.5.
- **Electron-beam metrology** resolves detail too fine for light: $1.3 billion, led by Applied Materials at 45.1 percent with ASML at 35.6 and KLA at 18.8.

Process control market by tool family, 2025 $M



Source: ETO Supply Chain Explorer, CSET

4 Behrooz Parhami, Dependable Computing: A Multilevel Approach, part 2. University of California, Santa Barbara · 11 October 2020 [A] web.ece.ucsb.edu/~parhami/docs_folder/f33-book-dep-comp-pt2.pdf

1 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech


5 The HMI eScan 1100. ASML [A] asml.com/en/products/metrology-and-inspection-systems/hmi-escan-1100

6 Onto Innovation Completes Strategic Investment in Rigaku Holdings Corporation. Onto Innovation · 10 August 2026 [A] investors.ontoinnovation.com/news/news-details/2026/Onto-Innovation-Completes-Strategic-In...

Who makes it

KLA held 56.8 percent of a $15.7 billion market in 2025 [1]. KLA says its share grew 3.6 percentage points from 2021 to 2025 [7]. Its fiscal 2026 revenue was $13.579 billion, after $12.156 billion in fiscal 2025 [8], and it says it gained share again in 2025 across mask, optical wafer and e-beam inspection [7].

Process control tool revenue share, 2025 %



KLA 56.8% Applied Materials 11.2% Lasertec 6.4% Hitachi High-Tech 6.2% ASML 5.9%
Nova 4.3% Onto Innovation 2.6% Camtek 1.6% Rigaku 1.2% All others 3.8%

Source: ETO Supply Chain Explorer, CSET

The rest are specialists, and none holds more than 11.2 percent, by CSET's count for 2025 [1].

- **Applied Materials** is the largest of them at 11.2 percent, selling e-beam defect review, CD-SEM line-width tools and e-beam metrology next to the deposition and etch tools that create the defects.
- **Lasertec** holds 6.4 percent, almost all of it mask inspection; **Hitachi High-Tech** 6.2 percent, almost all of it CD-SEM; **ASML** 5.9 percent through YieldStar overlay and HMI e-beam metrology.
- **Nova** holds 4.3 percent, through film metrology, and took $880.6 million of revenue in 2025 [9].
- **Onto Innovation** holds 2.6 percent on $1,005.3 million of 2025 revenue [10] and **Camtek** 1.6 percent on $496.1 million [11].

Patterning, which includes metrology products and reticle inspection, grew 61 percent year on year in the June 2026 quarter, when Taiwan took 31 percent of KLA's revenue and China 26 percent [2].

1 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) [A] chipexplorer.eto.tech

7 Letter to Shareholders Q3 Fiscal 2026. KLA Corporation · 29 April 2026 [A] d1io3yog0oux5.cloudfront.net/_a357bfc9113388e37f3bfcb2ea2f0b64/klatencor/db/1117/10655/let...

8 Revenue from Contract with Customer, Excluding Assessed Tax (us-gaap:RevenueFromContractWithCustomerExcludingAssessedTax) reported by KLA CORP, XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for KLA CORP) [A] data.sec.gov/api/xbrl/companyconcept/CIK0000319201/us-gaap/RevenueFromContractWithCustomer...


9 Revenues (us-gaap:Revenues) reported by NOVA LTD., XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for NOVA LTD.) [A] data.sec.gov/api/xbrl/companyconcept/CIK0001109345/us-gaap/Revenues.json

10 Onto Innovation Reports 2025 Fourth Quarter and Full Year Results. Onto Innovation · 19 February 2026 [A] investors.ontoinnovation.com/news/news-details/2026/Onto-Innovation-Reports-2025-Fourth-Qu...

11 CAMTEK LTD, Form 6-K report of foreign private issuer for the period ended 2026-02-18 (6-K). U.S. Securities and Exchange Commission (filing by CAMTEK LTD) · 18 February 2026 [A] sec.gov/Archives/edgar/data/1109138/000117891326000549/zk2634405.htm

2 Letter to Shareholders Q4 Fiscal 2026. KLA Corporation · 27 July 2026 [A] d1io3yog0oux5.cloudfront.net/_b9ee755a5f60dd0fb3f9e27967aed6af/klatencor/db/1117/10668/let...

KLA revenue by product line, June 2026 quarter %



Source: KLA letter to shareholders, Q4 FY2026

Process control's share of fab spending is still rising, and in memory KLA credits higher performance specifications, less redundancy and more logic content in devices built for high-performance computing [7].

KLA's systems also apply AI-driven analytics and noise suppression, and KLA says it has added AI capabilities across its entire product portfolio over the past five years [7].

Packaging, AI and China

The AI build-out is increasing the importance of advanced packaging and of the process control it needs [2]. KLA took the number one position in advanced wafer-level packaging process control in 2025, adding 14 points [7], and expects about $1.1 billion of packaging process control revenue in 2026, more than 70 percent growth [2]. Onto signed a volume purchase agreement estimated at over $240 million with an HBM maker for 2D inspection and 3D bump metrology through 2027 [10].

China has made little progress in process control. In 2019 Chinese firms held 3.4 percent of line-width measurement, 1.3 percent of defect inspection and none of photomask or packaging inspection [12]. Six years later they were at 0.7 percent of the whole process control tool market [1]. CSET's July 2025 review of where China gained share from 2019 to 2024 covers deposition, etch, polishing, lithography, packaging and test, and does not cover process control [13].

7 Letter to Shareholders Q3 Fiscal 2026. KLA Corporation · 29 April 2026 A
d1io3yog0oux5.cloudfront.net/_a357bfc9113388e37f3bfcb2ea2f0b64/klatencor/db/1117/10655/let...

2 Letter to Shareholders Q4 Fiscal 2026. KLA Corporation · 27 July 2026 A
d1io3yog0oux5.cloudfront.net/_b9ee755a5f60dd0fb3f9e27967aed6af/klatencor/db/1117/10668/let...

10 Onto Innovation Reports 2025 Fourth Quarter and Full Year Results. Onto Innovation · 19 February 2026 A
investors.ontoinnovation.com/news/news-details/2026/Onto-Innovation-Reports-2025-Fourth-Qu...

12 The Semiconductor Supply Chain - Issue Brief. Center for Security and Emerging Technology (CSET) · 21 January 2021 A
cset.georgetown.edu/wp-content/uploads/The-Semiconductor-Supply-Chain-Issue-Brief-1.pdf

1 Supply Chain Explorer: Advanced Chips. Emerging Technology Observatory (ETO) A chipexplorer.eto.tech

13 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 A
cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

The December 2024 rule wrote process control into the export lists. It controls defect inspection and measurement of patterned 300 mm wafers where the tool can find defects of 21 nm or smaller using light below 400 nm, or an electron beam resolving 1.65 nm, or a cold field emission source, or two or more beams [14]. A new foreign direct product rule extends US jurisdiction to specified foreign-made chipmaking tools bound for Macau or for a Country Group D:5 destination such as China [15].

The chokepoint

Process control is a chokepoint of concentration. Several firms can build a good film metrology tool, but one firm leads most kinds of process control tool, and its share is still growing. A fab that can buy scanners and etchers but not sensitive inspection tools finds fewer of the defects that lower its yield, so its yield rises more slowly.

Key evaluation criteria

- **Sensitivity.** The smallest killer defect a tool can find. ASML's multibeam system is specified to 7 nm patterning defects [5].
- **Throughput.** Wafers per hour, which decides how many lots a fab can afford to look at; multibeam gives up to 15 times the throughput of single-beam tools [5].
- **Nuisance rate.** The share of flagged events that turn out not to be real defects, which is what AI classification is meant to reduce.
- **Sampling plan.** How many wafers and sites per lot, a cost decision as much as a physics one, which sets what process control costs the fab.
- **Time to result.** How fast a measurement reaches the process engineer, which sets the speed of yield learning.

FOUR THINGS TO REMEMBER

- Metrology and inspection tools check each wafer between steps and tell a fab why its chips fail.
- AI chips are among the largest made, so finding defects matters most for them.
- KLA of the United States puts its own 2024 share at 56.5 percent, 6.5 times its nearest rival.
- Chinese makers held 0.7 percent of this tool market in 2025.

14 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. U.S. Government Publishing Office (Federal Register) · 5 December 2024 [A] govinfo.gov/content/pkg/FR-2024-12-05/pdf/2024-28270.pdf

15 Commerce Strengthens Export Controls to Restrict China's Capability to Produce Advanced Semiconductors for Military Applications. U.S. Bureau of Industry and Security · 2 December 2024 [A] bis.gov/press-release/commerce-strengthens-export-controls-restrict-chinas-capability-prod…

5 The HMI eScan 1100. ASML [A] asml.com/en/products/metrology-and-inspection-systems/hmi-escan-1100

CHAPTER 08
STAGE 8 OF 15

Transistors and the Front End

Three companies can build a 2 nm-class transistor, and TSMC's own figures show its chip density gain shrinking from 1.15 times at N2P to up to 1.10 times at A16.

IN PLAIN TERMS

The front end of a chip factory is the part that builds the transistors, the billions of tiny switches in every chip. Each switch is a valve. Current runs along a narrow strip of silicon called the channel, and a small voltage on a gate above the strip opens or shuts the flow. Shorter strips switch faster and more of them fit on a chip, but make the strip short enough and the valve stops sealing: current leaks through even when the gate is off, and the chip burns power doing nothing. The fix is to wrap the gate around all four sides of the strip, so it can squeeze the flow shut from every side, and that takes a long sequence of steps that have to run in exact order. Only three companies, TSMC, Intel and Samsung, can do it, a list so short that an export control can name every one of them.

IN SHORT

TSMC's N2 process, which it calls the industry's most advanced, entered volume production in late 2025 with a new kind of transistor, the nanosheet [4]. TSMC's own figures show the gain in chip density falling from 1.15 times at its N2P process to up to 1.10 times at A16, the one after it [5]. China made its most advanced chips, at 7 nm, with older deep ultraviolet machines stockpiled before export controls took effect, and CSIS judges that EUV remains out of China's reach [17].

4 2nm Technology. TSMC [A] tsmc.com/english/dedicatedFoundry/technology/logic/l_2nm

5 HPC Platform – Advanced Technologies. TSMC [A] tsmc.com/english/dedicatedFoundry/technology/platform_HPC_tech_advancedTech

17 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies [A] csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines...

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	**Hard** Three firms make gate-all-around transistors, the newest kind, and none sells its process recipe.	**No foundry publishes prices for its newest wafers** The public measure is how many more transistors TSMC fits on each new process, and its chip density gain falls from 1.15x at N2P to up to 1.10x at A16.

WHO LEADS

- TW **TSMC** N2 in volume production since 4Q25, the first nanosheet node
- US **Intel** 18A in high-volume manufacturing; 18A-P adds 9% performance at the same power
- KR **Samsung Foundry** SF2 family; SF2Z adds backside power
- CN **SMIC** N+2 and N+3, printed in several passes on older deep-ultraviolet tools, no EUV
- JP **Rapidus** State-backed 2 nm entrant targeting mass production in 2027

WHERE IT IS MADE

- TW **Taiwan** TSMC N2 at Fab 20 Hsinchu and Fab 22 Kaohsiung
- US **United States** Intel 18A at Fab 52, Arizona; TSMC Arizona on N4, with N3 targeted for the second half of 2027
- KR **South Korea** Samsung Hwaseong and Pyeongtaek
- JP **Japan** Rapidus Chitose, Hokkaido
- CN **China** SMIC Shanghai and Beijing 300 mm lines

WHY SUBSTITUTION IS SLOW

The scarce thing is the process recipe: which steps, in which order, on which tools. Three firms have written one, so a newcomer knows it can be done but has to work out its own. Rapidus in Japan, backed by the state, is now finding out what that costs when starting with no line, on 267.6 billion yen and a 2027 target. China cannot buy extreme-ultraviolet scanners. It made its 7 nm chips on older deep-ultraviolet machines stockpiled before export controls took effect, and that keeps it behind the newest chips.

WHERE CHINA STANDS

SMIC ships a process it calls N+3, measured at 113.4 million transistors per square millimeter. It prints its tightest layers in two or four passes because it cannot buy an extreme-ultraviolet scanner. Its narrowest wires sit closer together than Intel 18A's, a comparison SemiAnalysis calls an incomplete, cherry-picked metric.

WHERE THE US STANDS

Intel runs the only American-owned line that makes the newest transistors. Its 18A process brought gate-all-around transistors and backside power, where power is fed from under the transistors, to market together. Intel is also the first to use High-NA EUV scanners, the newest kind, in volume production.

A Blackwell GPU is 208 billion switches on two dies, each the largest a lithography machine can print in one shot [1]. Every switch has to turn on fully, turn off completely, and keep doing it for years. Making the switches is the front end of line; wiring them together is the back end.

How it works

The front end builds that valve in a fixed order. First it marks where each transistor will sit and fires atoms of boron or phosphorus into the silicon there, a step called ion implantation, so that those patches conduct the way the design needs.

Next it shapes the channel, in a FinFET by etching the silicon into thin fins standing up from the wafer and laying the gate over the top and both sides of each fin, three sides instead of one. In a gate-all-around transistor the fab instead grows alternating layers of silicon and silicon-germanium, cuts the stack into a narrow bar, then dissolves the silicon-germanium away, leaving thin silicon sheets held at their ends like shelves, and fills the gaps above, below and beside each sheet with gate metal, all four sides. Before the metal goes in, a film of insulator a few atoms thick is laid over every sheet, so that the gate controls the channel without touching it. Last come the contacts, small metal plugs down to the two ends of the channel and to the gate, ready for the wiring layers above.

Each of those is a deposition, an etch or an implant of its own, and they have to run in exact order, since a sheet cannot be wrapped once the metal is on, nor the insulator added once it is buried.

The leak the wrapping prevents is called short-channel leakage, and it has three fixes:

- **Better insulator.** Thicker, so fewer electrons slip straight through it, yet controlling the channel as tightly as before: Intel switched the gate insulator from silicon dioxide to a thicker hafnium-based material at 45 nm in 2007 [2].
- **More gate.** Wrap gate metal around more sides of the channel, as fins and nanosheets do.
- **Thinner channel.** Thin the silicon until no current can flow where the gate cannot reach it.

Variants and trade-offs

Planar and FinFET

A planar transistor lays the gate on one side of a flat channel, and loses control as the channel shortens. A fin stands the channel on edge so the gate covers three sides, but current then comes in whole fins: a designer who needs more adds one, and nobody gets half a fin.

Gate-all-around nanosheets

A nanosheet lays the channel back down, stacks two to four thin sheets and threads gate metal around each one. The sheets can be drawn at different widths,

1 NVIDIA Blackwell Architecture. Nvidia · 18 December 2025 A nvidia.com/en-us/data-center/technologies/blackwell-architecture

2 Intel's Transistor Technology Breakthrough Represents Biggest Change to Computer Chips in 40 Years. Intel · 27 January 2007 A intel.com/pressroom/archive/releases/2007/20070128comp.htm

so current comes in fine steps again. TSMC sells this as NanoFlex, which lets designers mix short cells for small area with tall cells for performance [3].

N2 entered volume production in the fourth quarter of 2025, TSMC's first nanosheet node [4]. TSMC rates the follow-on N2P at 18 percent more speed at the same power, 36 percent less power at the same speed, and 1.2 times the logic density of N3E [5]. Intel's RibbonFET shipped on 18A, and 18A-P adds another 9 percent performance at the same power [6].

Those numbers are vendor claims until someone measures the silicon. Each foundry picks its own baseline, and none publishes a density figure that can be set against a rival's.

TSMC's published density gain, node over node X VERSUS THE BASELINE NODE



Source: TSMC advanced technologies, HPC platform

Backside power delivery

Power and signal share one stack of copper wiring above the transistors, where wide power rails crowd out the signal wires. Backside power grinds the wafer thin and builds a second network underneath it.

Intel shipped it first as PowerVia: on 18A, an 11 percent cut in routed area and a tenfold cut in dynamic voltage droop, the sag in supply voltage when a block of logic switches on at once [6]. TSMC's Super Power Rail lands that network straight on each transistor's source and drain, with no buried rail between, which is harder to build and gives more: against N2P, A16 gives 8 to 10 percent more speed, 15 to 20 percent less power and up to 1.10 times the chip density [5].

3 [A] pr.tsmc.com/english/news/3136

4 2nm Technology. TSMC [A] tsmc.com/english/dedicatedFoundry/technology/logic/l_2nm

5 HPC Platform – Advanced Technologies. TSMC [A] tsmc.com/english/dedicatedFoundry/technology/platform_HPC_tech_advancedTech

6 Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel · 16 June 2026 [A] intc.com/news-events/press-releases/detail/1772/intel-foundry-details-process-milestones-a...

TSMC's logic roadmap beyond N2, from its own announcements

- 2028-01-01
  N2U, 3-4% faster or 8-10% lower power than N2P
- 2028-01-01
  A14, up to 15% faster and more than 20% denser than N2
- 2029-01-01
  A13, a direct shrink of A14 for 6% area savings
- 2029-01-01
  A12, the A14 platform with Super Power Rail backside power

Source: TSMC, 2026 North America Technology Symposium

CFET and what comes after

A logic gate needs two transistors that switch on opposite signals, and today they sit side by side. The research institute imec sees complementary FETs, which stack the two on top of each other, as an attractive design for logic nodes beyond 1 nm [8].

The back end of line

Wiring is now as hard to make as the transistor. Copper seeps into the insulator around it, so every wire needs a barrier, a liner and a cap, and as the most critical wiring levels drop below a 20 nm pitch those extra layers take a large share of the wire's width [9]. Two metals are moving into those narrow levels.

- **Ruthenium** shows promise for use without a barrier, which would keep the wire's resistance low [9]. imec has demonstrated ruthenium lines at a 16 nm pitch [10].
- **Molybdenum** conducts worse in bulk, 5.3 against copper's 1.68 microhm-cm, but in a thin film it beats tungsten by up to 30 percent and needs no barrier either, which is moving it into some contacts and local wiring layers [11].

Who makes it

TSMC, Intel and Samsung build gate-all-around nodes with extreme ultraviolet lithography. SMIC builds 7 nm-class nodes without it [12]. State-

8 CFET (complementary FET). imec [A] imec-int.com/en/articles/imec-puts-complementary-fet-cfet-logic-technology-roadmap

9 Semi-damascene metallization. imec [A] imec-int.com/en/articles/semi-damascene-metallization-inflection-point-back-end-line-proce...

10 16nm Ru lines using semi-damascene integration approach. imec · 3 June 2025 [A] imec-int.com/en/press/imec-demonstrates-16nm-pitch-ru-lines-record-low-resistance-obtained...

11 Molybdenum's Role in Ultra-Fast Computing: The Metal Behind the Speed. Entegris · 18 May 2026 [A] blog.entegris.com/molybdenums-role-in-ultra-fast-computing-the-metal-behind-the-speed

12 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's?. SemiAnalysis · 14 June 2026 [B] newsletter.semianalysis.com/p/steel-smic-n3-teardown

backed Rapidus targets 2 nm mass production in 2027 on 267.6 billion yen raised in February 2026 [13].

Node names describe nothing physical. SMIC's N+3, its third-generation 7 nm process, sets its narrowest wires 32.5 nm apart, tighter than Intel 18A's 36 nm, and reaches 113.4 million transistors per square millimeter against 107.7 for TSMC's N6 [12].

AI accelerators sit a node behind the leading edge, because a die that large comes out working only on a process that has run for years. Blackwell uses a custom TSMC 4NP [1].

SRAM, the fast memory on the logic die, is the scaling failure that hurts AI chips most. TSMC claims 22 percent more SRAM density from N3E to N2, but the gain comes mostly from the circuits around the array, and the cell that holds one bit shrinks little or not at all [14]. See Memory and HBM.

The chokepoint

No single machine makes the front end a chokepoint. The recipe does, and a recipe is which steps run in which order on which tools.

China shows what that recipe costs. The third National Integrated Circuit Fund launched in May 2024 with 344 billion yuan, about $47 billion [15], so money is not the constraint; tools are. A Shanghai state firm began building domestic immersion scanners in 2026 and planned about five that year and roughly 20 in 2027 [16]. Those are deep-ultraviolet machines, a generation behind EUV, and SMIC gets fine features out of them by printing its tightest layers in several passes. That volume keeps those lines running and comes nowhere near replacing ASML. EUV is further away: China has announced $43 billion for domestic development, and the Center for Strategic and International Studies judged in September 2025 that EUV remains firmly out of reach despite massive state investment [17].

See Lithography and Geopolitics.

Key evaluation criteria

- **Electrostatic control.** How far the gate wraps the channel. It sets how much the switch leaks when off, and the lowest supply voltage it can run on.

13 Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies This strategic funding plan will enable Rapidus to steadily progress from its current R&D phase to mass production of 2nm logic semiconductors by 2027 - Information - Rapidus Corporation. Rapidus [A] rapidus.inc/en/news_topics/information/rapidus-secures-267-6-billion-yen-in-funding-from-j...

12 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's?. SemiAnalysis · 14 June 2026 [B] newsletter.semianalysis.com/p/steel-smic-n3-teardown

1 NVIDIA Blackwell Architecture. Nvidia · 18 December 2025 [A] nvidia.com/en-us/data-center/technologies/blackwell-architecture

14 Clash of the Foundries: Gate All Around + Backside Power at 2nm. SemiAnalysis · 1 October 2024 [B] newsletter.semianalysis.com/p/clash-of-the-foundries

15 China launches $47bn chip fund to counter U.S. restrictions. Nikkei Asia · 27 May 2024 [B] asia.nikkei.com/spotlight/supply-chain/china-launches-47bn-chip-fund-to-counter-u.s.-restr...

16 China starts production of home-grown immersion DUV chipmaking tools, source says. Reuters · 28 July 2026 [B] reuters.com/world/china/china-starts-production-home-grown-immersion-duv-chipmaking-tools-...

17 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies [A] csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines...

- **Density.** Transistors per square millimeter, comparable only inside one foundry's own numbering and for one kind of cell.
- **Interconnect resistance.** Below a 20 nm wire spacing, copper wiring adds more and more delay from its resistance and capacitance [10].
- **Power delivery.** The voltage lost carrying power across the die. Backside power frees area and cuts the droop tenfold [6].
- **SRAM scaling.** The cell that holds one bit has barely shrunk since the 5 nm node, which caps how much cache an accelerator can afford [14].
- **Cost per transistor.** No foundry publishes wafer prices, so the shrinking density gain per node is the public proxy.

FOUR THINGS TO REMEMBER

- The newest transistors wrap the gate around all four sides of the channel to stop current leaking.
- Only TSMC, Intel and Samsung can make them.
- No firm sells its process recipe, so a newcomer has to develop its own.
- SMIC makes 7 nm-class chips without EUV by printing its tightest layers in several passes.

10 16nm Ru lines using semi-damascene integration approach. imec · 3 June 2025 [A] imec-int.com/en/press/imec-demonstrates-16nm-pitch-ru-lines-record-low-resistance-obtained...

6 Intel Foundry Details Process Milestones and Future Innovation at VLSI Symposium. Intel · 16 June 2026 [A] intc.com/news-events/press-releases/detail/1772/intel-foundry-details-process-milestones-a...

14 Clash of the Foundries: Gate All Around + Backside Power at 2nm. SemiAnalysis · 1 October 2024 [B] newsletter.semianalysis.com/p/clash-of-the-foundries

CHAPTER 09
STAGE 9 OF 15

Foundries and Fabs

TSMC runs six plants that each print more than 100,000 wafers a month. All six are in Taiwan, and in 2025 their combined capacity passed 13 million wafers a year, out of more than 17 million for the whole company.

IN PLAIN TERMS

A foundry is a fab that makes chips for other companies. Those companies send in their designs, and the foundry runs them all through the same building on the same tools. The building costs tens of billions of dollars, and the air inside is cleaner than an operating room. Even so, a wafer crosses hundreds of machines over several months inside sealed boxes, never touching that air. No chip company sells enough of one product to fill a factory like that on its own, so the world shares a handful of them. TSMC runs the biggest, and all six of its largest plants sit in Taiwan, which is why one island's politics reaches the whole chip supply.

IN SHORT

Taiwan, home of TSMC, makes over 70 percent of the world's chips on the most advanced processes, those below 10 nanometers [16]. All six of TSMC's largest plants, which it calls gigafabs, are in Taiwan [2]. TSMC is building more plants in Arizona, and once they are finished around 30 percent of its 2-nanometer and more advanced capacity will be there [11].

16 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 [A] semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc…

2 Fab Capacity. TSMC [A] tsmc.com/english/dedicatedFoundry/manufacturing/fab_capacity

11 TSMC Announces Additional $100 Billion Investment In Arizona. City of Phoenix · 16 July 2026 [A] phoenix.gov/newsroom/ced-news/tsmc-announces-additional--100-billion-investment-in-arizona…

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	**Hard** Intel and Samsung also run lines for the newest chips, but TSMC has not built one of its largest fabs outside Taiwan, and the slow part is training the workforce.	**BCG puts the ten-year cost of owning a fab completed in 2026 at $35-43 billion** TSMC's planned investment in Arizona rose to $265 billion in July 2026

WHO LEADS

- TW **TSMC** 77% of wafer revenue from 7 nm and below, 2Q26; six gigafabs, all in Taiwan
- US **Intel Foundry** $5.8bn revenue and a $2.089bn operating loss, 2Q26
- KR **Samsung Foundry** Hwaseong and Pyeongtaek; a planned minimum of $17bn at Taylor, Texas
- CN **SMIC** $9.327bn revenue in 2025 at 93.5% utilization
- JP **Rapidus** State-backed 2 nm entrant, Chitose

WHERE IT IS MADE

- TW **Taiwan** TSMC's six gigafabs and UMC; TSMC's N2 and N3 lines
- KR **South Korea** Samsung Foundry, Hwaseong and Pyeongtaek
- CN **China** SMIC and Hua Hong; the largest installed capacity of any region, almost all of it on older nodes
- US **United States** Intel Foundry, GlobalFoundries, TSMC Arizona, Samsung Taylor
- JP **Japan** TSMC Kumamoto, Rapidus Chitose

WHY SUBSTITUTION IS SLOW

Money can buy the building. BCG puts the ten-year cost of a fab finished in 2026 at $35 to $43 billion. Intel and Samsung already run lines for the newest chips, so a newcomer is copying something that has been done. Money cannot quickly buy a workforce that has run one process for years. Even TSMC has yet to build one of its largest fabs anywhere but Taiwan.

WHERE CHINA STANDS

SMIC and Hua Hong are China's largest foundries. SMIC had revenue of $9.327 billion in 2025 with its lines 93.5 percent full. It cannot buy an EUV scanner, so it cannot make the newest chips. China is forecast to have more fab capacity than any other region, and almost none of it can make the newest chips.

WHERE THE US STANDS

Intel Foundry is the only American-owned foundry that makes the newest chips. It lost $2.089 billion on $5.8 billion of revenue in the second quarter of 2026. The federal government bought a 9.9 percent stake in Intel in August 2025 and takes no part in running it.

TSMC calls a plant a GIGAFAB once it can run more than 100,000 wafers a month, each a 300 mm disc, twelve inches across [1]. It operates six of them, and every one

1 GIGAFAB® Facilities. TSMC [A] tsmc.com/english/dedicatedFoundry/manufacturing/gigafab

is in Taiwan [2].

How it works

Inside, the work is one loop repeated for every layer. Wafers travel in a lot, a batch of 25 in a sealed pod called a FOUP that only a machine opens. An overhead track carries the pod from tool to tool. At each tool a robot lifts one wafer out, the tool does its one job, depositing a film, printing a pattern, etching it, cleaning it or measuring it, and the robot puts the wafer back. The pod moves on to the next tool, often across the building, and the loop starts again with the next layer. A chip takes hundreds of those visits, so a wafer spends months inside.

The pod keeps the wafer clean for all of that time, because the wafer never meets the room's air, and even that air is filtered until it carries almost no dust. Every design in the building runs on the same tools because each tool is set by recipe, the list of gases, temperatures and times for one step, and a foundry offers each customer the same list of recipes on shared machines. The tools run day and night, since an idle tool earns nothing. The finished wafer is tested (see Test and assembly), then cut and packaged.

TSMC, founded in 1987, pioneered the pure-play model, in which a foundry makes only its customers' products [3]. BCG puts the ten-year cost of owning a fab completed in 2026 at $35 to $43 billion, 33 to 66 percent above costs in 2023, when BCG made the estimate [4].


Every plant TSMC and its subsidiaries run came to more than 17 million wafers a year in 2025, counted as if each were the standard 12-inch size [2]. The six largest plants, called gigafabs, had a combined capacity of more than 13 million [1]. All six are in Taiwan, and the other plants are five smaller fabs in Taiwan, two fabs in China, two in the United States and one in Japan [2].

Variants and trade-offs

Pure-play foundries

TSMC and UMC build only for others. Chips at 7 nm and below, meaning the newest processes, were 77 percent of TSMC's wafer revenue in the second quarter of 2026, split 33 percent at 5 nm, 30 at 3 nm, 11 at 7 nm and 3 at 2 nm, on revenue of $40.20 billion at a 67.7 percent gross margin [5].

TSMC wafer revenue by node, 2Q26 % OF WAFER REVENUE



Source: TSMC 2Q26 results, filed with the SEC

2 Fab Capacity. TSMC [A] tsmc.com/english/dedicatedFoundry/manufacturing/fab_capacity

3 [A] tsmc.com/english/aboutTSMC/company_profile

4 Navigating the Costly Economics of Chip Making. Boston Consulting Group · 28 September 2023 [A] bcg.com/publications/2023/navigating-the-semiconductor-manufacturing-costs

1 GIGAFAB® Facilities. TSMC [A] tsmc.com/english/dedicatedFoundry/manufacturing/gigafab

5 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD, Form 6-K report of foreign private issuer for the period ended 2026-06-30 (6-K). U.S. Securities and Exchange Commission (filing by TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD) · 16 July 2026 [A] sec.gov/Archives/edgar/data/0001046179/000104617926000451/a2q26e_withguidancexfinal.htm

Integrated device makers turned foundry

Intel and Samsung design and sell their own chips and rent out capacity too. Renting out capacity is harder for them, because customers dislike handing designs to a competitor and the company's own products take the best capacity. Intel Foundry booked $5.8 billion of revenue in the second quarter of 2026, up 31 percent, against a $2.089 billion operating loss [6].

National champions

SMIC, Hua Hong and Rapidus have government backing. SMIC's revenue rose 16.2 percent to $9.327 billion in 2025 at 93.5 percent utilization, on monthly capacity above a million wafers counted in the smaller 8-inch size, and a 21 percent gross margin [7]. Rapidus raised 267.6 billion yen from the Japanese government and 32 companies in February 2026 to carry it to 2 nm mass production by 2027 [8].

Mature-node capacity

Most wafers come off older lines. In June 2024 the industry association SEMI forecast that foundry capacity alone would reach 12.7 million wafers a month by 2026, counted in the 8-inch size, driven largely by Intel's new foundry business and China's expansion [9]. Those lines make power devices, analog chips and microcontrollers, and compete on price.

Capacity and cost

TSMC added $100 billion in March 2025 to the $65 billion already committed in Phoenix, for three more fabs, two packaging plants and an R&D center [10]. In July 2026 it added another $100 billion for four more fabs at 2 nm or below, taking its total investment in Arizona to $265 billion across 12 facilities [11]. All of TSMC's gigafabs are still in Taiwan [2].

Customers paid TSMC in advance to retain its capacity, according to the company's 2022 annual report [12]. In 2025 the four largest AI chip designers used around 90 percent of the world's CoWoS packaging capacity and HBM memory supply, against only 12 percent of advanced logic production [13]. See Advanced packaging.

6 Intel Reports Second-Quarter 2026 Financial Results. Intel · 23 July 2026 A intc.com/news-events/press-releases/detail/1776/intel-reports-second-quarter-2026-financia…

7 SMIC Announces 2025 Annual Results. SMIC A smics.com/en/site/news_read/7951

8 Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies This strategic funding plan will enable Rapidus to steadily progress from its current R&D phase to mass production of 2nm logic semiconductors by 2027 - Information - Rapidus Corporation. Rapidus A rapidus.inc/en/news_topics/information/rapidus-secures-267-6-billion-yen-in-funding-from-j…

9 Global Semiconductor Fab Capacity Projected to Expand 6% in 2024 and 7% in 2025, SEMI Reports. SEMI · 18 June 2024 A semi.org/en/news-media-press-releases/semi-press-releases/global-semiconductor-fab-capacit…

10 TSMC Intends to Expand Its Investment in the United States to US$165 Billion to Power the Future of AI. TSMC · 4 March 2025 A pr.tsmc.com/english/news/3210

11 TSMC Announces Additional $100 Billion Investment In Arizona. City of Phoenix · 16 July 2026 A phoenix.gov/newsroom/ced-news/tsmc-announces-additional--100-billion-investment-in-arizona…

2 Fab Capacity. TSMC A tsmc.com/english/dedicatedFoundry/manufacturing/fab_capacity

12 A investor.tsmc.com/static/annualReports/2022/english/ebook/files/basic-html/page237.html

13 Advanced packaging and HBM, not logic dies, were the bottlenecks on AI chip production in 2025. Epoch AI · 12 March 2026 A epoch.ai/data-insights/ai-chip-supply-chain-constraints

Who makes it

Intel is now partly state-owned. In August 2025 Washington bought 433.3 million newly issued Intel shares at $20.47, or $8.9 billion, for a 9.9 percent stake, paid out of $5.7 billion of unpaid CHIPS Act grants and $3.2 billion from the Secure Enclave program. The stake carries no control, and it came with a five-year warrant for a further 5 percent that Washington can exercise only if Intel drops below 51 percent ownership of the foundry business [14]. That makes the warrant an option on Intel keeping its fabs.

Intel's technical position improved in 2026. It reached high-volume manufacturing on part of Panther Lake using ASML's High-NA extreme ultraviolet scanners, and put 18A-P into risk production, the trial runs a process goes through before it is signed off [6].

Samsung is building a plant in Taylor, Texas, with a planned minimum of $17 billion, $6 billion of buildings and $11 billion of equipment [15]. Its CHIPS Act plan includes two new leading-edge logic fabs and research and development in Taylor, and an expansion of its existing plant in Austin [15].

The chokepoint

SEMI forecast China at 10.1 million wafers a month in 2025, the most of any region, against Taiwan's 5.8 million out of a world total of 33.7 million [9]. Little of China's is advanced; in 2022 South Korea and Taiwan held almost all of the world's logic capacity below 10 nm [16]. The United States had almost no capacity below 10 nm in 2022 and is projected to hold 28 percent of it by 2032, while new fab investment worldwide reaches a projected $2.3 trillion from 2024 to 2032 [17].

14 Intel and Trump Administration Reach Historic Agreement to Accelerate American Technology and Manufacturing Leadership. Intel · 22 August 2025 A intc.com/news-events/press-releases/detail/1748/intel-and-trump-administration-reach-histo…

6 Intel Reports Second-Quarter 2026 Financial Results. Intel · 23 July 2026 A intc.com/news-events/press-releases/detail/1776/intel-reports-second-quarter-2026-financia…


15 Taylor | US Fab | Samsung Semiconductor Global. Samsung Electronics · 11 September 2025 A semiconductor.samsung.com/sas/company/taylor

9 Global Semiconductor Fab Capacity Projected to Expand 6% in 2024 and 7% in 2025, SEMI Reports. SEMI · 18 June 2024 A semi.org/en/news-media-press-releases/semi-press-releases/global-semiconductor-fab-capacit…

16 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 A semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc…

17 Emerging Resilience in the Semiconductor Supply Chain. Boston Consulting Group · 8 May 2024 A bcg.com/publications/2024/emerging-resilience-in-semiconductor-supply-chain

Installed wafer fab capacity by region, 2025 forecast, all nodes MILLION 8-INCH-EQUIVALENT WAFERS PER MONTH



Source: SEMI World Fab Forecast

Three risks meet on one island:

- **Seismic.** Taiwan sits on an active plate boundary, and after an earthquake in January 2025 TSMC had to scrap a number of wafers in process [18].
- **Power.** A gigafab is a large industrial load on a small island grid.
- **Political.** Taiwan makes over 70 percent of the world's chips below 10 nm, so a blockade or conflict would cut most of that output off from the world market at once [16]. See Geopolitics.

Diversification is slow, and TSMC has yet to build a gigafab anywhere but Taiwan [2].

Key evaluation criteria

- **Leading-edge share.** The share of revenue from the newest processes, 77 percent of TSMC's wafer revenue at 7 nm and below in the second quarter of 2026 [5].
- **Yield at ramp.** How many good chips a new process gives in its first year, which separates a profitable node from a subsidized one.
- **Ten-year cost of ownership.** $35 to $43 billion for a fab finished in 2026, and rising [4].
- **Utilization.** How full the lines run. SMIC's lines ran 93.5 percent full in 2025, at a 21 percent gross margin [7].
- **Customer concentration.** A foundry owned by a chipmaker competes with its own customers, which caps who will trust it with a flagship design.
- **Geographic exposure.** How much of a buyer's supply sits on one island, one grid, one fault system.

18 [A] pr.tsmc.com/english/news/3204

16 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 [A] semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc...

2 Fab Capacity. TSMC [A] tsmc.com/english/dedicatedFoundry/manufacturing/fab_capacity

5 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD, Form 6-K report of foreign private issuer for the period ended 2026-06-30 (6-K). U.S. Securities and Exchange Commission (filing by TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD) · 16 July 2026 [A] sec.gov/Archives/edgar/data/0001046179/000104617926000451/a2q26e_withguidancexfinal.htm

4 Navigating the Costly Economics of Chip Making. Boston Consulting Group · 28 September 2023 [A] bcg.com/publications/2023/navigating-the-semiconductor-manufacturing-costs

7 SMIC Announces 2025 Annual Results. SMIC [A] smics.com/en/site/news_read/7951

FOUR THINGS TO REMEMBER

- A foundry makes chips for other companies, because no chip company can fill a fab alone.
- All six of TSMC's largest plants are in Taiwan.
- Money can buy a fab building, and training the workforce is the slow part.
- China is forecast to have more fab capacity than any other region, and almost none of it can make the newest chips.

CHAPTER
10
STAGE 10 OF 15

Memory and HBM

Three firms make every HBM stack in the world. From HBM4 on, the package specification lets a finished stack stand 775 micrometers tall.

IN PLAIN TERMS

High bandwidth memory, or HBM, is where an AI chip keeps the numbers it is working on, and it is built to hand them over fast. A memory maker stacks up to sixteen memory chips into a cube, drills holes straight down through the stack, and fills the holes with copper so that every layer is wired to the ones below. The cube then sits beside the processor, the chip that does the calculating. Stacking is the hard part, because each chip is ground so thin that the copper in its holes shows through its back, the finished cube has to stay within a set height, and one bad chip ruins the whole cube. Only SK hynix, Samsung and Micron have made it work, and a single line in an American export control reaches all three.

IN SHORT

Three companies, SK hynix, Samsung and Micron, make high-bandwidth memory (HBM), the stacked memory chips that sit beside an AI processor, and SK hynix alone sold 63.2 percent of it in 2025 [11]. Since December 2024, US export controls aimed at China have covered every HBM stack in production, including stacks made outside the United States [1]. China's main memory maker, CXMT, was then working toward mass production of HBM2, a generation introduced in 2016 [18].

11 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/2120882/000119312526299963/d32785d424b4.htm

1 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. Federal Register (Commerce Department; Industry and Security Bureau) · 5 December 2024 [A] federalregister.gov/documents/2024/12/05/2024-28270/foreign-produced-direct-product-rule-a...

18 [A] csis.org/analysis/understanding-biden-administrations-updated-export-controls

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	**Hard** Three firms ship HBM, and no fourth firm has both the newest DRAM and a line that stacks it.	**An HBM stack moves data over a path 16 times wider than a DDR5 memory module's** That width costs chip area and lowers the share of stacks that come out working.

WHO LEADS

- KR **SK hynix** 63.2% of HBM revenue, 2025; first to complete HBM4, at over 10 Gbps per pin
- KR **Samsung** 19.3% of HBM revenue, 2025; Hwaseong and Pyeongtaek
- US **Micron** 17.4% of HBM revenue, 2025; HBM4 above 11 Gbps per pin

WHERE IT IS MADE

- KR **South Korea** SK hynix Cheongju and Icheon; Samsung Pyeongtaek and Hwaseong
- US **United States** Micron headquarters and R&D; SK hynix packaging plant under construction in Indiana
- TW **Taiwan** Micron DRAM and HBM production; TSMC builds HBM4 logic base dies
- JP **Japan** Micron Hiroshima, 1-gamma DRAM
- SG **Singapore** Micron HBM advanced packaging plant, adding capacity from 2027

WHY SUBSTITUTION IS SLOW

Among the three HBM makers, market share moves quickly, and Micron went from 5.8 percent of HBM revenue in 2024 to 23.1 percent in the first quarter of 2026. A fourth maker would be harder. It would need the newest DRAM, a line that drills through and thins wafers, and a way to stack the thinned chips without warping them, all inside one company. Its stack would then have to pass a customer's qualification tests, and no Chinese firm ships HBM3E or HBM4 in volume yet.

WHERE CHINA STANDS

No Chinese firm ships HBM3E or HBM4 in volume. CXMT, China's strongest DRAM maker, was planning in October 2025 to produce HBM3 in 2026, and CSIS called it in December 2024 one of only two Chinese firms with a credible path to producing advanced HBM.

WHERE THE US STANDS

Micron is the only American HBM maker. BIS, the US export control office, requires a license to ship HBM with a memory bandwidth density above 2 GB per second per square millimeter to Macau or a Country Group D:5 destination such as China, under control number ECCN 3A090.c. BIS said in December 2024 that every HBM stack then in production exceeded that threshold.

An AI accelerator is a machine for moving numbers past arithmetic units, and arithmetic got cheap faster than the moving did. The US export control office notes that a processor cannot reach its full capabilities unless its memory capacity and bandwidth rise with its speed [1].

How it works

Each layer in the cube is a DRAM chip, ground thin and bonded to the one below with microbumps, dots of solder, and the whole stack sits on a base die that manages it. The copper-filled holes are TSVs, through-silicon vias, and they let a signal reach any layer without a wire around the outside.

An HBM3E cube talks to the processor over 1,024 wires at once, a 1,024-bit interface, sixteen times wider than a standard DDR5 memory module, the memory stick in a PC [2]. HBM4 doubles that to 2,048 wires [3]. Ordinary memory cannot be made that wide, because the pins would not fit on a circuit board. The stack can, since its wires run down through the TSVs and across a silicon interposer to the processor beside it, with no board in the way [2].

Answering a prompt is what the width is for. Training reuses each stored number across a huge multiplication, so a chip can fetch little and compute a lot. To generate one word of an answer, the chip reads the whole model from memory, and the whole record of the conversation so far, does a little arithmetic, and waits for the next read. That record grows with the length of the conversation and the number of users served at once. So memory size and speed usually set how many people one chip can serve.

Variants and trade-offs

GENERATION	INTERFACE	BANDWIDTH PER STACK	CAPACITY PER STACK
HBM3E	1,024-bit, 16 channels (32 pseudo-channels)	over 1.2 TB/s	24 GB (8 chips), 36 GB (12 chips)
HBM4	2,048-bit, 32 channels	over 2.0 TB/s, up to 3.3 TB/s	up to 64 GB (16 chips, 32 Gb dies)

HBM3E

Micron ships the high-volume parts, 24 GB with eight chips stacked and 36 GB with twelve [4], and major analysts expect HBM3E to be about two thirds of all HBM

1 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. Federal Register (Commerce Department; Industry and Security Bureau) · 5 December 2024 [A] federalregister.gov/documents/2024/12/05/2024-28270/foreign-produced-direct-product-rule-a…

2 High-bandwidth memory (HBM). Micron Technology [A] micron.com/products/memory/hbm

3 JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC. JEDEC Solid State Technology Association · 16 April 2025 [A] jedec.org/news/pressreleases/jedec%C2%AE-and-industry-leaders-collaborate-release-jesd270-…

4 Micron, HBM3E product page. Micron Technology [A] micron.com/products/memory/hbm/hbm3e


shipments in 2026 [5].

HBM4

The standards body JEDEC published JESD270-4 in April 2025, setting the 2,048-bit interface and 2 TB/s per stack at 8 Gb/s per pin [3]. SK hynix completed HBM4 at over 10 Gb/s per pin in September 2025 [6], and Micron's parts run above 11 Gb/s for more than 2.8 TB/s per stack [7].

The chip at the bottom of the stack is a base die, and SK hynix, which made its own base dies up to HBM3E, chose TSMC's advanced logic process for the HBM4 base die so it can hold more functions [8]. That gives TSMC a role inside a product it does not make.

Peak bandwidth per HBM stack GB/S



Source: Siemens EDA, HBM3E and HBM4 IC design guide, April 2026

How a stack is built

- **Drill and thin.** Etch vertical holes, the through-silicon vias, into a memory wafer, fill them with copper, then grind the wafer from behind until the copper comes through.
- **Stack and join.** SK hynix uses Advanced MR-MUF, which stacks the chips, injects a liquid protective material between them and hardens it, and the company says the process controls warping and dissipates heat well [6].
- **Stay under the height limit.** HBM4 raised the package specification height of a finished cube from 720 micrometers to 775, still under a millimeter [10].

Hybrid bonding is the next step and it is not ready. Pressing copper pad straight onto copper pad, with no solder and no filler, would cut the spacing between connections from about 20 micrometers to under 1, but a tech note on SK hynix's newsroom says full-scale adoption in HBM is most likely at HBM4E or HBM5, where stacks are projected to pass twenty layers [10].

5 2026 Market Outlook – “Focus on the HBM-Led Memory Supercycle”. SK hynix [A] news.skhynix.com/en/2026-market-outlook-focus-on-the-hbm-led-memory-supercycle

3 JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC. JEDEC Solid State Technology Association · 16 April 2025 [A] jedec.org/news/pressreleases/jedec%C2%AE-and-industry-leaders-collaborate-release-jesd270-...

6 SK hynix Completes World’s First HBM4 Development and Readies Mass Production. SK hynix [A] news.skhynix.com/en/sk-hynix-completes-worlds-first-hbm4-development-and-readies-mass-prod...

7 Micron, HBM4 product page. Micron Technology [A] micron.com/products/memory/hbm/hbm4

8 SK hynix Partners with TSMC to Strengthen HBM Technological Leadership. SK hynix [A] news.skhynix.com/sk-hynix-partners-with-tsmc-to-strengthen-hbm-technological-leadership

10 [Tech Note] Hybrid Bonding: Evolving into a Foundational Technology for Improving Semiconductor Performance. SK hynix [A] news.skhynix.com/en/tech-note-series-ep2


Who makes it

Ordinary computer memory, DRAM, is a three-firm oligopoly, and HBM is the same three firms reordered: SK hynix, Samsung and Micron [11]. Nobody else has both leading-edge DRAM and a stacking line inside one company.

SK hynix was the first company to mass-produce several generations of HBM, including HBM3 and HBM3E [11]. UBS predicts it will take about 70 percent of the HBM4 market for Nvidia's Rubin platform in 2026 [5]. It broke ground in August 2026 on an advanced packaging plant in West Lafayette, Indiana, an investment of over $4 billion [12]. Micron is modernizing its DRAM and HBM production capacity in Taiwan and has broken ground on an HBM advanced packaging plant in Singapore to expand its packaging capacity from 2027 [13].

The split is on the record because SK hynix registered shares in the United States: of 2025 HBM revenue, SK hynix took 63.2 percent, Samsung 19.3 and Micron 17.4 [11]. The filing credits the research firm IDC. These shares move fast, and in 2024 the same three stood at 56.4, 37.8 and 5.8 percent [11]. In the first quarter of 2026 they stood at 56.4, 20.5 and 23.1 percent [11].

Global HBM revenue by supplier, 2025 %



SK hynix (KR) **63.2%** Samsung (KR) **19.3%** Micron (US) **17.4%**

Source: SK hynix Form 424B4 prospectus, 10 July 2026, on IDC data

HBM market revenue, Bank of America estimate $B



Source: Bank of America estimate cited in SK hynix's 2026 market outlook

Bank of America puts the 2026 HBM market at $54.6 billion, up 58 percent on the year [5]. SK hynix says HBM requires greater wafer input than traditional DRAM [11].

11 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/2120882/000119312526299963/d32785d424b4.htm

5 2026 Market Outlook – "Focus on the HBM-Led Memory Supercycle". SK hynix [A] news.skhynix.com/en/2026-market-outlook-focus-on-the-hbm-led-memory-supercycle

12 SK hynix breaks ground on $4 billion advanced packaging production facility in Purdue Research Park. Purdue University · 27 August 2026 [A] purdue.edu/newsroom/2026/Q3/sk-hynix-breaks-ground-on-4-billion-advanced-packaging-product…

13 [A] sec.gov/Archives/edgar/data/723125/000072312525000028/mu-20250828.htm

It also says the industry-wide reallocation of production capacity to HBM has left traditional DRAM, the kind used in PCs and phones, undersupplied, which helped drive a significant price recovery in that market from the third quarter of 2025 [11].

The chokepoint

Every leading accelerator depends on Korean or American HBM. Nvidia's GB300 NVL72 carries 20 TB of HBM3E at up to 576 TB/s [14], Rubin up to 288 GB of HBM4 per GPU at up to 22 TB/s [15], and AMD's MI355X 288 GB of HBM3E at 8 TB/s [16].

The Bureau of Industry and Security rule of 5 December 2024, at 89 FR 96790, added an export classification, ECCN 3A090.c, for "High bandwidth memory (HBM) having a 'memory bandwidth density' greater than 2 gigabytes per second per square millimeter". Its technical note defines that density as the memory bandwidth in gigabytes per second divided by the area of the package or stack in square millimeters. The rule also reaches stacks made outside the United States, through a foreign direct product rule that catches goods made abroad with American technology [1]. BIS stated in the rule that all HBM stacks then in production exceeded that threshold [1]. Under 15 CFR 742.6(b)(10)(ii) BIS reviews applications for 3A090.c to Macau or a Country Group D:5 destination such as China with a presumption of approval when neither the buyer nor its ultimate parent is headquartered in one of those places, and with a presumption of denial otherwise [17].

In December 2024 CSIS called China's strongest DRAM maker, CXMT, one of only two Chinese firms with a credible path to producing advanced HBM [18]. The Institute for Progress reported in October 2025 that CXMT was planning to produce HBM3 in 2026 [19]. SK hynix says HBM requires advanced production processes such as TSV packaging and compliance with the rigorous testing and approval processes its customers set [11].

Key evaluation criteria

- **Bandwidth per stack** sets how fast a chip can serve answers: over 1.2 TB/s on HBM3E, over 2 TB/s on HBM4 [9].

11 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/2120882/000119312526299963/d32785d424b4.htm

14 NVIDIA GB300 NVL72. Nvidia · 23 July 2026 [A] nvidia.com/en-us/data-center/gb300-nvl72

15 Inside NVIDIA Rubin GPU Architecture: Powering the Era of Agentic AI. Nvidia · 21 July 2026 [A] developer.nvidia.com/blog/inside-nvidia-rubin-gpu-architecture-powering-the-era-of-agentic…

16 AMD Instinct™ MI355X GPUs. AMD [A] amd.com/en/products/accelerators/instinct/mi350/mi355x.html

1 Foreign-Produced Direct Product Rule Additions, and Refinements to Controls for Advanced Computing and Semiconductor Manufacturing Items. Federal Register (Commerce Department; Industry and Security Bureau) · 5 December 2024 [A] federalregister.gov/documents/2024/12/05/2024-28270/foreign-produced-direct-product-rule-a…

17 15 CFR 742.6, Regional stability. Electronic Code of Federal Regulations [A] ecfr.gov/current/title-15/subtitle-B/chapter-VII/subchapter-C/part-742/section-742.6

18 [A] csis.org/analysis/understanding-biden-administrations-updated-export-controls

19 Should the US Sell Blackwell Chips to China?. Institute for Progress · 25 October 2025 [A] ifp.org/the-b30a-decision

9 HBM3e and HBM4: IC design guide for next-generation high bandwidth memory. Siemens Digital Industries Software · 24 April 2026 [A] blogs.sw.siemens.com/semiconductor-packaging/2026/04/24/hbm3e-hbm4-ic-design-guide

- **Capacity per stack** decides how large a model fits on one accelerator, up to 64 GB with sixteen chips stacked [3].
- **Stack height**, 775 micrometers in the HBM4 package specification, caps how many layers fit in a stack [10].
- **Stack yield** matters because one bad die scraps the cube.
- **Thermal path** gets harder with every layer, and heat dissipation becomes a major challenge at 16 to 20 layers as heat builds up in the stack [10].
- **Qualification** means passing each customer's tests, and SK hynix credits its experience with complex qualification processes for its standing as a trusted HBM supplier [11].

FOUR THINGS TO REMEMBER

— HBM is memory stacked into a cube beside the processor and wired to pass data fast.

— An AI chip reads its whole model from memory for each word, so memory speed limits it.

— Only SK hynix, Samsung and Micron make HBM.

— US export controls covered every HBM stack in production in December 2024, and no Chinese firm ships HBM3E or HBM4 in volume.

3 JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC. JEDEC Solid State Technology Association · 16 April 2025 [A] jedec.org/news/pressreleases/jedec%C2%AE-and-industry-leaders-collaborate-release-jesd270-...

10 [Tech Note] Hybrid Bonding: Evolving into a Foundational Technology for Improving Semiconductor Performance. SK hynix [A] news.skhynix.com/en/tech-note-series-ep2

11 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/2120882/000119312526299963/d32785d424b4.htm

CHAPTER
11
STAGE 11 OF 15

Advanced Packaging

Lithography no longer sets the limit on the size of an AI accelerator. The limit now is how large an interposer, the silicon base plate under the chips, TSMC can build, and through 2025 how many it could build a month.

IN PLAIN TERMS

Packaging joins finished chips into one component and mounts them on a base, called a substrate, wired almost as finely as the chips themselves. A lithography machine, which prints a chip's circuits, can cover only a rectangle about the size of a postage stamp in one shot, and a modern accelerator needs more circuit than fits in one, so it cannot be one chip. It is made as several pieces, set side by side on a shared slab of silicon and wired together through it, with the stacked memory a few millimeters away. Slab, chips and base all expand at different rates when heated, so the package can warp and its joints crack. Getting that right in large numbers is hard enough that nearly every AI accelerator is packaged by TSMC, in Taiwan.

IN SHORT

TSMC's chief executive said in July 2024 that demand for its CoWoS advanced packaging was so high that he could not yet balance supply and demand [9]. Epoch AI found that CoWoS, which joins an AI chip's logic dies to its memory, and the memory itself were the main limits on AI chip production in 2025 [8]. By March 2026, SemiAnalysis judged that CoWoS supply was easing and that the factories that print the chips had become the main bottleneck [4].

9 Q2 2024 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. Refinitiv StreetEvents (transcript of a TSMC earnings call), via TSMC · 18 July 2024 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2024-08/5122725a56670882d777a...

8 Advanced packaging and HBM, not logic dies, were the bottlenecks on AI chip production in 2025. Epoch AI · 12 March 2026 [A] epoch.ai/data-insights/ai-chip-supply-chain-constraints

4 The Great AI Silicon Shortage. SemiAnalysis · 12 March 2026 [B] newsletter.semianalysis.com/p/the-great-ai-silicon-shortage

CHOKEPOINT CARD

EXTREME CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	Moderate Intel's EMIB can do the same job as TSMC's CoWoS, and the real shortage is in making enough working packages at the volume Nvidia orders.	No public wafer counts TSMC said at its 2024 symposium that CoWoS capacity would grow at a 60% compound annual rate over the next few years, but it does not publish the total. Epoch AI estimates Nvidia alone used 60.3% of the world's CoWoS capacity in 2025

WHO LEADS

- TW **TSMC** Almost all CoWoS for leading AI accelerators
- TW **ASE Technology** NT$645.4B revenue, 2025; the leading provider of outsourced assembly and test
- US **Amkor** $6.71B net sales, 2025; the largest American assembly and test firm
- CN **JCET** RMB 38.87B revenue, 2025; a leading Chinese assembly and test firm
- SG **ASMPT** $532.1M advanced packaging revenue, 2025; thermocompression bonders

WHERE IT IS MADE

- TW **Taiwan** TSMC AP fabs and the OSAT cluster; almost all 2.5D capacity for AI accelerators
- US **United States** Amkor Peoria, Arizona from 2028; two TSMC advanced packaging plants planned in Arizona
- CN **China** JCET, Tongfu and HT-Tech; four of the top ten outsourced assembly and test firms by 2024 revenue are Chinese
- NL **Netherlands** Besi hybrid and die bonders
- JP **Japan** Disco grinders and dicers; TEL and Shibaura bonding tools

WHY SUBSTITUTION IS POSSIBLE

None of the packaging steps is unusual, and Intel's EMIB is another 2.5D option that Trainium and TPU have adopted to different degrees. The hard part is volume. A newcomer has to buy enough bonding machines and run enough practice lots to make the interposer, the silicon base plate under the chips, at 5.5 times the area a scanner prints in one shot. It then has to attach the memory stacks, have them work, and do all of that at the volume Nvidia alone orders. Amkor's plant in Peoria, Arizona shows the timing. Its production is expected to start in early 2028, so the wait is two to five years.

WHERE CHINA STANDS

Four of the top ten outsourced assembly and test firms by 2024 revenue are headquartered in China, and JCET alone had revenue of RMB 38.87 billion in 2025. Between 2019 and 2024, Chinese tool makers gained share in advanced

packaging and test tools, gained none in atomic layer deposition and gained a negligible share in lithography. US and Japanese firms still held significant leads in advanced packaging tools in 2024, when China had 7 percent of that market.

WHERE THE US STANDS

No firm yet does CoWoS-class packaging in volume in the United States. Amkor is building a $7B packaging and test plant in Peoria, Arizona, with up to $407M of CHIPS Act money, and expects production to start in early 2028.

A lithography scanner prints a rectangle 26 mm by 33 mm, or 858 mm2, in one exposure [1]. Every AI accelerator worth buying is bigger than that. Packaging is the stage that lets an accelerator be larger than that rectangle, and it decides how much larger.

How it works

High bandwidth memory gives a second reason to split the package. An HBM4 stack connects through 2,048 data signals, packed too tightly for a standard resin base board, so the memory sits beside the logic on a shared silicon carrier, the interposer [2].

The name CoWoS says the order: chip onto wafer, then wafer onto substrate. TSMC makes a thin silicon wafer carrying wiring and vertical copper vias, metal-filled holes that join one layer of wiring to the next, but no transistors. It bonds the logic dies and memory stacks face down onto that wafer with microbumps, dots of solder 30 to 40 microns apart, about a third of a hair's width, each dot one electrical joint. Then it cuts the interposer out of the wafer, attaches it to the resin substrate, and the substrate goes onto its board.

Each of those packaging steps is ordinary on its own. But one cracked joint scraps a package holding eight qualified HBM stacks and two large, expensive logic dies.

Variants and trade-offs

FAMILY	CARRIER	SIZE LIMIT	USED FOR
CoWoS-S	Full silicon interposer	3.3x reticle, about 2,700 mm2	H100-class parts
CoWoS-R	Resin interposer with fine redistribution wiring	Above 3.3x reticle	Cost-sensitive, fewer HBM stacks
CoWoS-L	Redistribution wiring with local silicon bridges	5.5x reticle in production, 9.5x in development	Blackwell, Rubin

2.5D: silicon, RDL and bridges

TSMC has run CoWoS in volume since 2012 [3]. CoWoS-S wires most finely, but its interposer is one unbroken piece of silicon whose yield falls as the area grows, so CoWoS-L replaces the slab with fine wiring and small silicon bridges only where the wiring is dense. Intel's EMIB buries the same bridge idea in the resin

1 TWINSCAN NXE:3400C. ASML [A] asml.com/en/products/euv-lithography-systems/twinscan-nxe3400c

2 New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates. JEDEC Solid State Technology Association · 13 July 2026 [A] jedec.org/news/pressreleases/new-jedec%C2%AE-sphbm4-standard-enables-hbm4-class-bandwidth-...

3 TSMC, CoWoS technology page. TSMC [A] 3dfabric.tsmc.com/english/dedicatedFoundry/technology/cowos.htm

substrate, and SemiAnalysis reported in March 2026 that Trainium and TPU had adopted it to different degrees [4].

Blackwell was the first high-volume design on CoWoS-L, and packaging issues at TSMC and in Nvidia's design limited its supply [5]. The bridges carrying the 10 TB/s link between the two compute dies need very high placement accuracy, and the different expansion rates of the dies, bridges, interposer and substrate caused warpage [5].

3D: SoIC, Foveros, X-Cube

TSMC's SoIC and Intel's Foveros bond dies face to face, copper pad to copper pad with no solder, packing the connections far closer than microbumps allow. TSMC put 3 nm SoIC into volume production in 2025 [6]. An A14-on-A14 version due in 2029 will carry 1.8 times the die-to-die connection density of the 2 nm version [7]. Heat decides the layout: the bottom die overheats and the top is hard to power, so 3D designs often put cache underneath and compute on top.

Two ways off the silicon interposer

Panel-level packaging swaps the round wafer for a rectangular panel and wastes far less area; see Test and assembly. JEDEC published SPHBM4 on 13 July 2026. It puts HBM4 memory on a base chip carrying 512 data signals instead of 2,048, which spaces the connections widely enough to mount the stack on a standard resin substrate, off the silicon interposer altogether [2].

Capacity

TSMC does not publicly disclose its CoWoS capacity [8]. At its 2024 symposium it said capacity would grow at a 60 percent compound annual rate over the next few years, and on the July 2024 earnings call C.C. Wei said he could not reach supply and demand balance [9].

In October 2025 Wei would still say only that TSMC was working to increase capacity in 2026 and would probably give the real number in 2026, and that front-end and back-end capacity were both, in his words, very tight [10].

4 The Great AI Silicon Shortage. SemiAnalysis · 12 March 2026 [B] newsletter.semianalysis.com/p/the-great-ai-silicon-shortage

5 Nvidia's Blackwell Reworked - Shipment Delays & GB200A Reworked Platforms. SemiAnalysis · 4 August 2024 [B] semianalysis.com/2024/08/04/nvidias-blackwell-reworked-shipment

6 TSMC 2025 Annual Report, chapter 5. TSMC [A] investor.tsmc.com/static/annualReports/2025/english/pdf/2025_tsmc_ar_e_ch5.pdf

7 TSMC Debuts A13 Technology at 2026 North America Technology Symposium. TSMC · 23 April 2026 [A] pr.tsmc.com/english/news/3302

2 New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates. JEDEC Solid State Technology Association · 13 July 2026 [A] jedec.org/news/pressreleases/new-jedec%C2%AE-sphbm4-standard-enables-hbm4-class-bandwidth-…


8 Advanced packaging and HBM, not logic dies, were the bottlenecks on AI chip production in 2025. Epoch AI · 12 March 2026 [A] epoch.ai/data-insights/ai-chip-supply-chain-constraints

9 Q2 2024 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. Refinitiv StreetEvents (transcript of a TSMC earnings call), via TSMC · 18 July 2024 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2024-08/5122725a56670882d777a…

10 Q3 2025 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. Refinitiv StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 October 2025 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2025-10/6860312f04fd291d0f26b…

Epoch AI weighs each designer's component use against world supply and puts Nvidia at 60.3 percent of all CoWoS in 2025, with a 90 percent confidence interval of 56.5 to 64.3; Google took 13.5, AMD 8.4 and Amazon 7.4 [8]. Those four consumed around 90 percent of global CoWoS capacity and HBM supply, with HBM measured by value, while consuming only 12 percent of advanced logic die production [8].

Who consumed the world's CoWoS capacity, 2025 %




Source: Epoch AI, advanced packaging and HBM were the bottlenecks on AI chip production in 2025

SemiAnalysis reported in March 2026 that front-end capacity is now the dominant bottleneck and CoWoS constraints are easing, and that TSMC plans CoWoS capacity around its N3 limits because added packaging capacity is of no use without front-end wafers to fill it [4].

Who makes it

CoWoS interposer size on TSMC's roadmap RETICLES



Source: TSMC 2025 annual report and 2026 technology symposium

The word packaging covers two industries. TSMC does the 2.5D work, chips side by side on a shared carrier, in its own back-end fabs; everything else goes to outsourced assembly and test firms. ASE Technology Holding, the leading provider of assembly and test services, billed NT$645.4 billion in 2025, with its assembly and test business at NT$389.2 billion against NT$325.9 billion in 2024 [11]. Amkor, the world's largest US-headquartered one, billed $6.71 billion [12].

The tools are a narrower chokepoint than the assembly houses.

- **Thermocompression bonding.** Pressing dies together under heat and force. ASMPT's advanced packaging revenue reached $532.1 million in 2025, with

8 Advanced packaging and HBM, not logic dies, were the bottlenecks on AI chip production in 2025. Epoch AI · 12 March 2026 [A] epoch.ai/data-insights/ai-chip-supply-chain-constraints

4 The Great AI Silicon Shortage. SemiAnalysis · 12 March 2026 [B] newsletter.semianalysis.com/p/the-great-ai-silicon-shortage

11 ASE Technology Holding Co., Ltd. Reports Its Unaudited Consolidated Financial Results for the Fourth Quarter and the Full Year of 2025. PR Newswire · 5 February 2026 [A] prnewswire.com/news-releases/ase-technology-holding-co-ltd-reports-its-unaudited-consolida...

12 AMKOR TECHNOLOGY, INC., Form 8-K current report for the period ended 2026-02-09 (8-K). U.S. Securities and Exchange Commission (filing by AMKOR TECHNOLOGY, INC.) · 9 February 2026 [A] sec.gov/Archives/edgar/data/1047127/000104712726000007/amkr123125erex-991.htm


thermocompression bonder revenue up about 146 percent; it targets 35 to 40 percent of a market it puts at $1.6 billion in 2028 [13].

- **Hybrid bonding.** Solder disappears and copper pads meet directly. Applied Materials co-developed its Kinex hybrid bonding system with Besi, which Applied calls the industry leader in hybrid bonding [14].
- **Grinding and dicing.** Disco holds the leading market share in wafer grinders and dicing saws, the tools that thin wafers and cut them into chips; see Test and assembly [15].

TSMC's Arizona commitment reached $265 billion in July 2026 and covers two advanced packaging plants alongside 10 fabs [16]. Amkor started building a $7 billion campus in Peoria in October 2025 and expects production from early 2028 [17]. The Commerce Department awarded Amkor up to $407 million in CHIPS Act funding for the site in December 2024 [18]. In October 2025 Wei said a large outsourced packaging partner already breaking ground in Arizona was on an earlier schedule than TSMC's own two packaging fabs there [10].

The chokepoint

China-based suppliers' share of back-end tool segments, 2024 %



Source: CSET, Inside Beijing's Chipmaking Offensive (ALD shown for contrast, under 1%)

JCET, a leading Chinese assembler, billed a record RMB 38.87 billion in 2025, up 8.1 percent [20]. Chinese toolmakers gained share in advanced packaging and test tools between 2019 and 2024, the same years they gained none in atomic layer deposition [19]. Four of the top ten outsourced assembly and test firms by 2024 revenue are headquartered in China, but US and Japanese firms still held

13 ASMPT Announces 2025 Annual Results AI-Driven Structural Growth Underpins Group Performance. ASMPT · 4 March 2026 [A] asmpt.com/en/investor-relations/news-events/asmpt-announces-2025-annual-results

14 Applied Materials, Kinex integrated die-to-wafer hybrid bonding system product page. Applied Materials [A] appliedmaterials.com/eu/en/product-library/kinex-integrated-die-to-wafer-hybrid-bonding-sy...

15 DISCO Corporation, The World Leader In Semiconductor Capital Equipment For Cutting, Grinding, Polishing. SemiAnalysis · 19 July 2022 [B] newsletter.semianalysis.com/p/disco-corporation-the-world-leader

16 TSMC Announces Additional $100 Billion Investment in Arizona. Arizona Commerce Authority · 16 July 2026 [A] azcommerce.com/news-events/news/2026/7/tsmc-announcement

17 Amkor Technology Breaks Ground on New Semiconductor Advanced Packaging and Test Campus in Arizona; Expands Investment to $7 Billion. Amkor Technology [A] ir.amkor.com/news-releases/news-release-details/amkor-technology-breaks-ground-new-semicon...

18 [A] sec.gov/Archives/edgar/data/1047127/000104712726000014/amkr-20251231.htm

10 Q3 2025 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. Refinitiv StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 October 2025 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2025-10/6860312f04fd291d0f26b...

20 [A] jcetglobal.com/en/site/news-detail

19 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

significant leads in advanced packaging tools in 2024 [19]. JCET says its XDFOI platform has entered high-volume manufacturing with redistribution-layer interposer, silicon interposer and silicon bridge options [21].

Each generation on TSMC's roadmap needs a larger interposer.

- **2028.** A 14-reticle interposer carrying about ten large compute dies and 20 HBM stacks, roughly 12,000 mm2 of silicon, about the area of a compact disc [7].
- **2029.** More than 14 reticles, and a 40-reticle System-on-Wafer beside it [7].

Key evaluation criteria

- **Interposer area** is the limit on how much logic and memory fit, now 5.5x reticle on CoWoS-L [7].
- **Package yield** decides whether a generation ships on time, and nobody publishes it.
- **Warpage control** covers the expansion mismatch between die, bridge, interposer and substrate that caused warpage in Blackwell, the first high-volume CoWoS-L design [5].
- **HBM stacks supported** is about 20 on the 14-reticle package due in 2028 [7].
- **Bonder throughput** depends on the toolmakers, and ASMPT alone targets 35 to 40 percent of the thermocompression bonding market [13].
- **Substrate size** limits everything above it. A 14-reticle interposer needs a resin substrate that will not warp under it, which pushes ABF build-up film to its limits; see Substrates and PCBs.

FOUR THINGS TO REMEMBER

— An AI accelerator needs more circuit than one chip can hold, so packaging joins several chips and their memory.

— TSMC packages nearly every AI accelerator, in Taiwan.

— Packaging was one of the main limits on AI chip output in 2025, and by March 2026 the limit had moved back to

19 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

21 [A] jcetglobal.com/en/site/news-detail

7 TSMC Debuts A13 Technology at 2026 North America Technology Symposium. TSMC · 23 April 2026 [A] pr.tsmc.com/english/news/3302

5 Nvidia's Blackwell Reworked - Shipment Delays & GB200A Reworked Platforms. SemiAnalysis · 4 August 2024 [B] semianalysis.com/2024/08/04/nvidias-blackwell-reworked-shipment

13 ASMPT Announces 2025 Annual Results AI-Driven Structural Growth Underpins Group Performance. ASMPT · 4 March 2026 [A] asmpt.com/en/investor-relations/news-events/asmpt-announces-2025-annual-results

making wafers.

- No firm yet does CoWoS-class packaging in volume in the United States.

CHAPTER
12
STAGE 12 OF 15

Substrates and PCBs

A Japanese food company says it makes about 95 percent of the insulating film inside high-end chip packages, and a Japanese textile company claims an overwhelming lead in the glass cloth beneath it.

IN PLAIN TERMS

A package substrate is the adapter between a chip and the circuit board under it. The chip's connections come out finer than a human hair; the board is wired in millimeters. The substrate is built up like plywood. A stiff core of glass cloth and resin sits in the middle. Thin sheets of epoxy film are pressed onto both faces, a laser burns holes through each sheet, and copper is plated into the holes to carry signals from one layer to the next. Every added layer is another set of holes that can fail. A handful of firms build these substrates, one Japanese company dominates the film, and another dominates the glass cloth.

IN SHORT

Ajinomoto, a Japanese food company, makes the insulating film that separates the wiring layers inside high-end chip packages, and puts its share of that market at about 95 percent [3]. Nitto Boseki, another Japanese company, makes T-glass, a glass cloth essential for dense package substrates, and says it holds an overwhelming advantage in quality and production capacity for this kind of glass [4]. It also says Chinese and Taiwanese companies are aggressively catching up in this special glass [4].

3 The Ajinomoto Group's Unexpected Role in Semiconductor Manufacturing: The Insulating Film "ABF" Born from "AminoScience" | Stories. Ajinomoto · 5 March 2026 [A] ajinomoto.com/stories/the-ajinomoto-groups-unexpected-role-in-semiconductor-manufacturing-...

4 2-4-1, Kojimachi, Chiyoda-ku, Tokyo, 102-8489, Japan. Nitto Boseki (Nittobo) · 16 September 2025 [A] nittobo.co.jp/eng/ir/pdf/Nittobo_Integrated-Report_2025.pdf

CHOKEPOINT CARD | EXTREME CONCENTRATION | HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
Extreme	Hard Rated on the insulating film inside the substrate: Ajinomoto supplies about 95 percent of it by its own count, and every substrate maker would have to re-approve a replacement layer by layer.	**Ibiden alone is spending about JPY 500 billion on high-performance substrate capacity from fiscal 2026 to 2028, about JPY 220 billion of it in the first phase**

WHO LEADS

- JP **Ajinomoto** 95% of the world market for insulating film in high-end processor packages, on its own account
- JP **Nitto Boseki** Claims an overwhelming advantage in low thermal expansion glass
- JP **Ibiden** Says it typically takes close to 100% of a new generation of interposer substrates at launch
- TW **Unimicron** Build-up substrates were 52% of sales in Q2 2026
- KR **Samsung Electro-Mechanics** Package solution sales KRW 771.6bn in Q2 2026, up 37%

WHERE IT IS MADE

- JP **Japan** Build-up film, low-expansion glass cloth, and Ibiden and Shinko substrate plants in Gifu and Nagano
- TW **Taiwan** Unimicron, Nan Ya PCB, Kinsus; substrate makers selling to outside customers
- KR **South Korea** Samsung Electro-Mechanics, LG Innotek, and a planned glass-core joint venture with Sumitomo Chemical's Dongwoo Fine-Chem
- CN **China** With Taiwan, home to most of TTM's circuit board competitors; now pushing into special glass cloth
- AT **Austria** AT&S, which says it is the only company in Europe able to develop and produce IC substrates locally

WHY SUBSTITUTION IS SLOW

A few firms build substrates. Money can expand their plants. The weakest points are the materials inside the substrate. Ajinomoto makes the thin insulating film between the substrate's wiring layers, puts its own share at about 95 percent, and has been the standard since 1999. Beneath that film is Nitto Boseki's glass cloth, made from a glass that expands little with heat. A newcomer can build a line to make such a film. Every substrate maker and every packaging house then has to test the new film in each layer of each product before using it. That takes years at each of them, so the whole switch takes five to ten years.

WHERE CHINA STANDS

TTM, an American circuit board maker, says its circuit board competitors are mostly based in China and Taiwan. Nitto Boseki says Chinese and Taiwanese companies are aggressively catching up with it in special glass. Ajinomoto, which

is Japanese, puts its own share of the high-end insulating film at about 95 percent.	WHERE THE US STANDS The White House's 2021 supply chain review listed no American firm among the key substrate makers. TTM Technologies, an American circuit board maker, calls itself one of the largest technology manufacturers in North America. Data center computing was 24 percent of its sales in 2025, up from 14 percent in 2023. Intel said in 2023 that it planned glass substrates for the latter part of this decade.

On TSMC's July 2026 earnings call, chief executive C.C. Wei said packaging capacity is now so tight that it limits customers' growth [1]. The silicon interposer wires chips together inside a package. Past its edge the wiring turns to epoxy and glass: a build-up substrate, a printed circuit board of thirty layers, then a rack.

How it works

The substrate maker drills the core and plates it with copper before the build-up starts. Each cycle then presses on a film of epoxy, burns holes through it with a laser to connect the layers, and adds copper wiring on top [2]. Each film is about 10 micrometers thick, and a human hair is about 80 micrometers across [3].

Silicon and epoxy swell at different rates when heated, so the larger the package, the more it warps. Ajinomoto counts 22 layers of its film in a 2026 AI package substrate about 100 mm square, against 18 on a high-performance computing substrate about 70 mm square around 2023, and six when PCs first adopted it in 1999 [2]. Nitto Boseki says its low-expansion T-glass cloth has been highly evaluated as an effective solution to that warping, and its adoption in substrates has increased significantly [4].

1 Q2 2026 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. LSEG StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 July 2026 A
investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2026-08/3e494f0c14dd0890f897a...

2 Ajinomoto, Growth Strategy for the Electronic Materials Business, 30 June 2026. Ajinomoto · 30 June 2026 A
ajinomoto.co.jp/company/en/ir/event/business_briefing/main/011117/teaserItems1/01/linkList...

3 The Ajinomoto Group's Unexpected Role in Semiconductor Manufacturing: The Insulating Film "ABF" Born from "AminoScience" | Stories. Ajinomoto · 5 March 2026 A ajinomoto.com/stories/the-ajinomoto-groups-unexpected-role-in-semiconductor-manufacturing-...

4 2-4-1, Kojimachi, Chiyoda-ku, Tokyo, 102-8489, Japan. Nitto Boseki (Nittobo) · 16 September 2025 A
nittobo.co.jp/eng/ir/pdf/Nittobo_Integrated-Report_2025.pdf

Variants and trade-offs


BT substrates

Bismaleimide-triazine laminate, or BT, is the other main family. Mitsubishi Gas Chemical, which makes BT materials, says they go mostly into thin packages for smartphone processors, radio modules and memory [5].

ABF build-up substrates

Ajinomoto Build-up Film, or ABF, is the insulating film between the layers of package substrates for logic chips, used in PCs, network equipment, servers and AI equipment [2]. Ajinomoto first developed it in 1999, and says major chipmakers have used it as the de facto standard ever since [6]. Asked on the company's own site whether its share was nearer 30 or 50 percent, the electronic materials division answered: "More like 95 percent market share", and said practically all high-performance computers and servers rely on it [3].

Layers of build-up film in one package substrate LAYERS



Source: Ajinomoto, Growth Strategy for the Electronic Materials Business, June 2026

Glass core substrates

A glass core in place of resin expands less with heat and stays flatter, which is why chipmakers and substrate makers are both trying it [7].

- **Intel** announced glass substrates in September 2023 for the latter part of this decade [8].
- **Samsung Electro-Mechanics** signed a joint venture agreement with Sumitomo Chemical's subsidiary Dongwoo Fine-Chem in July 2026 to make glass core substrates, with a supply system planned by the second half of fiscal 2027 [9].

Both dates fall in the later years of this decade.

5 [A] mgc.co.jp/eng/ir/files/2410022e.pdf

2 Ajinomoto, Growth Strategy for the Electronic Materials Business, 30 June 2026. Ajinomoto · 30 June 2026 [A] ajinomoto.co.jp/company/en/ir/event/business_briefing/main/011117/teaserItems1/01/linkList...

6 Ajinomoto, Business Briefing: ABF-Based Growth Strategy in ICT, 12 June 2023. Ajinomoto · 12 June 2023 [A] ajinomoto.co.jp/company/en/ir/event/business_briefing/main/01113/teaserItems1/01/linkList/...

3 The Ajinomoto Group's Unexpected Role in Semiconductor Manufacturing: The Insulating Film "ABF" Born from "AminoScience" | Stories. Ajinomoto · 5 March 2026 [A] ajinomoto.com/stories/the-ajinomoto-groups-unexpected-role-in-semiconductor-manufacturing-...

7 Samsung Electro-Mechanics Signs MOU with Sumitomo Chemical Group to Establish a Joint Venture for Glass Core Used in Package Substrates. Samsung Electro-Mechanics · 5 November 2025 [A] samsungsem.com/global/newsroom/news/view.do

8 Intel Unveils Industry-Leading Glass Substrates to Meet Demand for.... Intel · 31 January 2025 [A] download.intel.com/newsroom/archive/2025/en-us-2023-09-18-intel-unveils-industryleading-gl...

9 [A] sumitomo-chem.co.jp/english/news/detail/20260702e_2.html

The materials underneath

Ajinomoto's film is a small line in a food company's accounts and a chokepoint for high-end chip packages. The Healthcare and Others segment that carries electronic materials lifted business profit 45.1 percent to JPY 66.2 billion in the year to March 2026, which Ajinomoto attributes mainly to higher electronic materials revenue and higher profit in Bio-Pharma Services & Ingredients [10]. Ajinomoto has set an investment budget of JPY 25 billion between 2023 and 2030 to expand production, and says there are no concerns about its current supply chain overall [2].

The core one layer down also has a dominant supplier. Nitto Boseki's T-glass is stiff and expands little when heated, and the company calls it essential for making high-density package substrates [4]. The company claims an overwhelming advantage in quality and capacity for low-expansion glass, says market demand seems to have risen about two to three times since its fiscal 2024 to 2027 plan was set, and planned about JPY 80 billion of capital spending over those four years [4]. Apple and Qualcomm are among the customers worried about Japanese glass cloth supply [11].

Chinese firms are entering this layer, and Nitto Boseki says Chinese and Taiwanese companies are aggressively catching up with it in special glass [4]. At stake is a chip materials market Nikkei sizes at $73 billion [12].

Who makes it

The plants that build substrates for other firms are an Asian oligopoly. The White House's 2021 hundred-day supply chain review recorded build-up substrate among the materials commenters called vulnerable, and named key substrate makers including Ibiden, Nanya, Shinko, Samsung, Unimicron, Shennan Circuits, Zhuhai Yueya and AKM. None of the eight is American [13].

- **Ibiden** will invest about JPY 500 billion from fiscal 2026 to fiscal 2028, starting with about JPY 220 billion, mainly at its Gama plant, and planned mass production from fiscal 2027 [14]. In May 2026 management said it typically

10 Note: This document has been translated from the Japanese original for reference purposes only. In the event of any. Ajinomoto · 1 May 2026 A ajinomoto.co.jp/company/en/ir/library/result/main/014/teaserItems1/0/linkList/06/link/FY25...

2 Ajinomoto, Growth Strategy for the Electronic Materials Business, 30 June 2026. Ajinomoto · 30 June 2026 A ajinomoto.co.jp/company/en/ir/event/business_briefing/main/011117/teaserItems1/01/linkList...

4 2-4-1, Kojimachi, Chiyoda-ku, Tokyo, 102-8489, Japan. Nitto Boseki (Nittobo) · 16 September 2025 A nittobo.co.jp/eng/ir/pdf/Nittobo_Integrated-Report_2025.pdf

11 Apple and Qualcomm fret over strained supplies of Japan's glass cloth. Nikkei Asia · 14 January 2026 B asia.nikkei.com/business/technology/tech-asia/apple-and-qualcomm-fret-over-strained-suppli...

12 China chip material makers battle Japan rivals for $73bn market. Nikkei Asia · 1 July 2026 B asia.nikkei.com/business/tech/semiconductors/china-chip-material-makers-battle-japan-rival...

13 BUILDING RESILIENT SUPPLY CHAINS,. The White House (Biden administration archive) · 7 June 2021 A bidenwhitehouse.archives.gov/wp-content/uploads/2021/06/100-day-supply-chain-review-report...

14 Ibiden, Notice Regarding Capital Investment Plan for High-Performance IC Package Substrates. Ibiden · 3 February 2026 A ibiden.com/company/2026/02/notice-regarding-capital-investment-plan-for-high-performance-i...

takes close to 100 percent of a new generation of interposer substrates at launch, and that this share may decline by 20 to 30 percent after about three to six months [15]. On silicon-bridge substrates, it said, wiring the underside is hard enough that it expects to keep its technical lead at least through fiscal 2030 [15].

- **Unimicron** took NT$42.9 billion of sales in the second quarter of 2026, 52 percent of it build-up substrates and 61 percent of it AI data center work [16].
- **Samsung Electro-Mechanics** grew package solution sales 37 percent year on year to KRW 771.6 billion in the second quarter of 2026, on substrates for AI accelerators, server processors and cars [17].

A company owned mainly by funds of JIC Capital, a subsidiary of Japan Investment Corporation, launched a tender offer for Shinko's other shares in February 2025, and Fujitsu agreed to sell its 50.02 percent stake back to Shinko [18]. The tender offer succeeded in March 2025, and Fujitsu planned to complete its sale in the year to March 2026 [19].

Unimicron sales by technology, second quarter 2026 %



ABF substrate 52% HDI 27% BT substrate 9% PCB 9% FPC 2% Other 1%

Source: Unimicron 2026 Q2 earnings conference

The boards under the GPU

TTM Technologies says it regularly builds printed circuit boards of more than 30 layers and can go past 70 [20]. Those layers carry power to the GPUs and route fast signals between them, so how much signal the laminate absorbs becomes a main design constraint.

Data center computing was 24 percent of TTM's $2.91 billion of fiscal 2025 revenue, against 14 percent two years earlier [20]. It says its circuit board competitors are mostly based in China and Taiwan [20]. Thailand aims to be the biggest circuit board hub outside China as makers race to diversify production [21].

15 Ibiden, questions and answers from the financial presentation for the year ended 31 March 2026. Ibiden · 12 May 2026 [A]
ibiden.com/ir/items/en_QA_FY25Q4.pdf

16 Unimicron consolidated financial statements, second quarter 2026. Unimicron Technology [A]
unimicron.com/files/money/Earnings/en/2026-Q2-consolidated-en.pdf

17 Samsung Electro-Mechanics, Q2 2026 business results. Samsung Electro-Mechanics · 30 July 2026 [A]
m.samsungsem.com/global/newsroom/news/view.do

18 February 17, 2025 Japan Investment Corporation. Japan Investment Corporation · 17 February 2025 [A]
jiccapital.co.jp/en/news/.assets/E_20250217_JIC_JICC_PressRelease.pdf

19 [A] pr.fujitsu.com/jp/news/2025/03/en/19-1.pdf

20 TTM TECHNOLOGIES INC, Form 10-K annual report for the period ended 2025-12-29 (10-K). U.S. Securities and Exchange Commission (filing by TTM TECHNOLOGIES INC) · 17 February 2026 [A]
sec.gov/Archives/edgar/data/1116942/000119312526051976/ttmi-20251229.htm

21 Thailand carves out a less-glamorous AI niche: printed circuit boards. Nikkei Asia · 3 September 2025 [B]
asia.nikkei.com/business/technology/tech-asia/thailand-carves-out-a-less-glamorous-ai-nich…

The chokepoint

Money can expand an oligopoly of substrate plants, and it is being spent. The weakest points are one layer down, where one Japanese company dominates the film and another dominates the glass cloth. Both are adding capacity on plans that run for years.

Packages lose flatness as they grow. TSMC has told investors that its CoWoS packaging roadmap goes beyond 14 times the area a lithography machine can print in one shot [1]. Bigger bodies mean more warping, more layers, more holes that can break the circuit, and lower yield on a part that is already expensive before a die touches it.

Key evaluation criteria

- **Layer count** sets how much current and how many signals the substrate can carry. Each added layer is another chance to lose the part.
- **Body size** drives everything else. Once a body is much larger than the dies it carries, warping and handling take over from the wiring in deciding what can be built.
- **Coefficient of thermal expansion**, how much a material swells when heated, must be close enough to silicon that the package survives repeated heating and cooling, which is what T-glass provides and why its supply matters.
- **Dielectric properties**, how much signal the core laminate absorbs, set the speeds the substrate and the board underneath can run.
- **Qualification time** protects the incumbents. Approving a second supplier for a film or a laminate takes years.

FOUR THINGS TO REMEMBER

— A package substrate connects a chip's fine connections to a circuit board wired in millimeters.

— A Japanese supplier leads the film, and another leads the glass cloth inside it.

— Replacing the film would take five to ten years of approvals.

— The White House's 2021 supply chain review named no American firm among the key substrate makers.

1 Q2 2026 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. LSEG StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 July 2026 A
investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2026-08/3e494f0c14dd0890f897a...

CHAPTER
13
STAGE 13 OF 15

Test and Assembly

Assembly and test decide which dies are allowed into an expensive package. One Japanese firm sold about 65 percent of the world's chip testers in 2025, by its own estimate.

IN PLAIN TERMS

Before a chip can be sold, a machine has to put questions to it and check every answer. While the chips are still on the wafer, thousands of needles press onto small metal pads on each one, send in signals and read what comes back; the tester marks any chip that answers wrong, and that chip goes no further. A modern accelerator glues together a dozen expensive pieces, and one bad piece throws away all of them. So the industry tests sooner, hotter and longer than it used to, to make a weak chip fail on the test bench before it reaches a finished product, and two firms, one Japanese and one American, sell most of the machines that do it.

IN SHORT

Advantest, a Japanese company, estimates that it sold about 65 percent of the world's chip testers in 2025, as demand for testing AI chips grew [8]. Customers are cautious about switching tester suppliers, because a switch means rebuilding their development, evaluation and production testing [1]. Four of the ten largest companies that assemble and test chips for others, ranked by 2024 revenue, are based in China [20].

8 Advantest, presentation notes for the FY2025 (year ended 31 March 2026) results briefing, 27 April 2026. Advantest · 27 April 2026 [A] advantest.com/document/en/investors/ir-library/result/JE_BIZ_260427_note.pdf

1 Investors Guide April 25, 2025. Advantest · 13 May 2025 [A] advantest.com/document/en/investors/ir-library/investors-guide/Investors_Guide_2504E.pdf

20 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate No test or assembly tool has only one maker, but switching testers means rebuilding the customer's whole test setup.	**ASE and Amkor alone had $27.3 billion of revenue in 2025** ASE spent $4.1 billion on machinery, buildings, facilities and automation in the first half of 2026

WHO LEADS

- JP **Advantest** About 65% of the tester market in 2025, by its own estimate
- US **Teradyne** Second in testers; about 80% of the market with Advantest
- TW **ASE** $20.6bn of 2025 revenue, the largest assembly and test contractor
- US **Amkor** $6.71bn of 2025 revenue
- JP **Disco** Leading share in dicing saws, grinders and grinding wheels

WHERE IT IS MADE

- TW **Taiwan** ASE, Powertech, KYEC and ChipMOS; the largest assembly and test cluster
- JP **Japan** Advantest testers, Disco dicing and grinding, Micronics Japan probe cards
- US **United States** Teradyne, FormFactor, Cohu, Aehr; Amkor's Arizona packaging plant
- CN **China** Four of the top ten assembly and test firms by 2024 revenue are China-headquartered
- MY **Malaysia** Penang and Kulim; Malaysia ships about 13% of the world's packaged chips

WHY SUBSTITUTION IS POSSIBLE

Advantest and Teradyne sell about 80 percent of the testers between them, but both make machines that customers have approved, and the smaller kinds of test and assembly tool have several makers each. Customers are highly cautious about switching, because a new tester means rebuilding their whole setup for development, evaluation and volume production. Advantest tells its investors the same thing. A newcomer pays that cost once and takes two to five years. Four of the top ten outsourced assembly and test firms by 2024 revenue are based in China.

WHERE CHINA STANDS

Chinese toolmakers are gaining market share in advanced packaging and test tools but still lag significantly behind foreign suppliers, according to CSET at Georgetown. CSET counts four of the top ten assembly and test firms by 2024 revenue as China-headquartered.

WHERE THE US STANDS

American firms are strong in test machines and probe cards, the beds of pins that touch each chip on the wafer: Teradyne, FormFactor, Cohu and Aehr. They are weak in assembly. Amkor is building a $7 billion packaging and test campus in Arizona and has a long-term deal to run packaging and test there for TSMC.

Semiconductor manufacturing runs to 400 to 600 steps, and Advantest counts test as the only one that puts electricity through the chip [1]. Every stage so far makes dies; the back end of the industry, assembly and test, decides which of them are allowed into a package.

How it works

Each round of test catches failures the round before it cannot see.

- **Wafer sort.** Thousands of needles land on each die while it is still on the wafer, a tester drives patterns in and checks the answers, and the failures go no further.
- **Burn-in.** Run the part hot and at raised voltage for minutes to days, on the wafer or in the package, so anything that would fail early fails in the factory [2].
- **Final test.** The tester runs the packaged part again, because packaging adds failures of its own.
- **System-level test.** The finished part sits in a socket and runs something close to a real workload, because some failures appear only when everything runs at once.

Proving a die good before it is packaged matters more as packages hold more valuable parts [3]. Aehr's wafer-level burn-in systems look for early-life and hidden failures before dies are cut from the wafer, which lowers the risk of committing high-bandwidth memory and an expensive substrate to a processor that may later fail [3]. Aehr's lead AI customer is shifting burn-in for its AI accelerators from the finished system to the wafer [4]. The FOX-XP systems that customer ordered from Aehr in August 2026 each burn in nine 300 mm wafers at a time [3].

Variants and trade-offs

Wafer sort and known-good die

The probe card that holds those needles is the hard part. FormFactor says the high-frequency capability of its probe cards lets it compete favorably in testing high-bandwidth memory, a stack of eight, twelve or even sixteen memory dies [5].

1 Investors Guide April 25, 2025. Advantest · 13 May 2025 [A] advantest.com/document/en/investors/ir-library/investors-guide/Investors_Guide_2504E.pdf

2 [A] sec.gov/Archives/edgar/data/1040470/000165495426006919/aehr_10k.htm

3 Aehr Receives $22 Million Follow-On Order for AI Processor Wafer-Level Burn-In Systems. Aehr Test Systems · 12 August 2026 [A] aehr.com/2026/08/aehr-receives-22-million-follow-on-order-for-ai-processor-wafer-level-bur…

4 Aehr Test Systems Reports Fiscal 2026 Fourth Quarter and Full Year Financial Results with Record Quarterly Bookings and $100 Million Effective Backlog. Aehr Test Systems · 14 July 2026 [A] aehr.com/2026/07/aehr-test-systems-reports-fiscal-2026-fourth-quarter-and-full-year-financ…


5 FORMFACTOR INC, Form 10-K annual report for the period ended 2025-12-27 (10-K). U.S. Securities and Exchange Commission (filing by FORMFACTOR INC) · 20 February 2026 [A] sec.gov/Archives/edgar/data/1039399/000103939926000009/form-20251227.htm

For a large logic die every needle must sit in the same plane, survive repeated touchdowns without drifting, and do it hot. Cards are custom to the device, so each new part means a new card and a new qualification.

Final test, burn-in and system-level test

The economics get worse as packages grow. TSMC has told investors that its CoWoS packaging roadmap runs beyond 14 times the area a lithography machine can print in one shot [6]. Every added die is another chance to lose the whole assembly, along with its memory and substrate [3]. ASE ran 6,797 testers in the second quarter of 2025 and 8,348 a year later [7].

Automated test equipment: share of the ~$9.0bn tester market, 2025 %



Source: Advantest FY2025 results briefing, April 2026

Who makes it

Advantest puts its own share at about 65 percent of an estimated $9.0 billion tester market in 2025: 66 percent of test for logic chips, up about ten points in a year, and about 60 percent of memory test [8]. It and Teradyne hold about 80 percent between them [1]. Teradyne grew 13 percent to $3.19 billion for 2025, with fourth-quarter revenue up 44 percent on AI demand [9].

Where the tester money went in calendar 2025 $BN



Source: Advantest FY2025 results briefing, April 2026

Below the two tester makers, the rest of the test and assembly equipment splits into niches, each with its own suppliers.

6 Q2 2026 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. LSEG StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 July 2026 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2026-08/3e494f0c14dd0890f897a...

3 Aehr Receives $22 Million Follow-On Order for AI Processor Wafer-Level Burn-In Systems. Aehr Test Systems · 12 August 2026 [A] aehr.com/2026/08/aehr-receives-22-million-follow-on-order-for-ai-processor-wafer-level-bur...

7 ASE Technology Holding Co., Ltd., Form 6-K report of foreign private issuer for the period ended 2026-07-30. U.S. Securities and Exchange Commission (filing by ASE Technology Holding Co., Ltd.) · 30 July 2026 [A] sec.gov/Archives/edgar/data/1122411/000095010326011351/dp250868_6k.htm

8 Advantest, presentation notes for the FY2025 (year ended 31 March 2026) results briefing, 27 April 2026. Advantest · 27 April 2026 [A] advantest.com/document/en/investors/ir-library/result/JE_BIZ_260427_note.pdf

1 Investors Guide April 25, 2025. Advantest · 13 May 2025 [A] advantest.com/document/en/investors/ir-library/investors-guide/Investors_Guide_2504E.pdf

9 Teradyne Reports Fourth Quarter and Full Year 2025 Results. Teradyne · 2 February 2026 [A] investors.teradyne.com/news-events/press-releases/detail/433/teradyne-reports-fourth-quart...

- **Probe cards.** FormFactor took $785.0 million in fiscal 2025 [10]; Technoprobe grew 15.7 percent to EUR 628.4 million, about 38 percent of it from AI, and aims to double capacity by the end of 2027 [11].
- **Handlers and burn-in**, the machines that feed parts into a tester and heat them. Cohu took $453.0 million in fiscal 2025 [12]; Aehr did $50.0 million in fiscal 2026 but booked a record $60.7 million in the fourth quarter alone and guides to $130 million to $150 million in fiscal 2027 [4].
- **Dicing and grinding.** Disco leads in wafer grinders and the saws that cut wafers into dies [13]. In December 2025 it announced a saw that cuts packages up to 400 by 400 mm [14].
- **Bonding.** Kulicke and Soffa did $654.1 million in fiscal 2025 [15], while Besi's second-quarter 2026 revenue rose 68.7 percent to EUR 249.9 million on hybrid bonding and data center demand [16].

Thermocompression bonders press memory dies into a stack and place chiplets on substrates, and ASMPT says it remained the leader in that market in 2025 [17]. ASMPT took a repeat order for fifteen chip-to-substrate bonders in December 2025 [18] and, in its 2025 results, put that market at $1.6 billion by 2028, of which it means to hold 35 to 40 percent [17]. See Memory and HBM.

The back end's geography

Outsourced assembly and test, the OSAT business, is Taiwanese with a large Chinese challenger. ASE, the biggest, billed $20.6 billion in 2025 [19]; Georgetown's

10 Revenue from Contract with Customer, Excluding Assessed Tax (us-gaap:RevenueFromContractWithCustomerExcludingAssessedTax) reported by FormFactor, Inc., XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for FormFactor, Inc.) [A] data.sec.gov/api/xbrl/companyconcept/CIK0001039399/us-gaap/RevenueFromContractWithCustomer…

11 Technoprobe, press release: the Board of Directors approves the draft statutory and consolidated annual report as at 31 December 2025. Technoprobe · 18 March 2026 [A] technoprobe.com/wp-content/uploads/2026/03/PR-FY-2025_.pdf

12 Revenue from Contract with Customer, Including Assessed Tax (us-gaap:RevenueFromContractWithCustomerIncludingAssessedTax) reported by COHU, INC., XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for COHU, INC.) [A] data.sec.gov/api/xbrl/companyconcept/CIK0000021535/us-gaap/RevenueFromContractWithCustomer…

4 Aehr Test Systems Reports Fiscal 2026 Fourth Quarter and Full Year Financial Results with Record Quarterly Bookings and $100 Million Effective Backlog. Aehr Test Systems · 14 July 2026 [A] aehr.com/2026/07/aehr-test-systems-reports-fiscal-2026-fourth-quarter-and-full-year-financ…

13 DISCO Corporation, The World Leader In Semiconductor Capital Equipment For Cutting, Grinding, Polishing. SemiAnalysis · 19 July 2022 [B] newsletter.semianalysis.com/p/disco-corporation-the-world-leader

14 DISCO develops the DFD6080 fully automatic dicing saw for work sizes up to 400 mm square (最大400mm角のパッケージ切断に対応したダイシングソー「DFD6080」を開発). DISCO Corporation · 15 December 2025 [A] disco.co.jp/eg/news/corp/20251215_1.html

15 Revenues (us-gaap:Revenues) reported by KULICKE AND SOFFA INDUSTRIES, INC., XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for KULICKE AND SOFFA INDUSTRIES, INC.) [A] data.sec.gov/api/xbrl/companyconcept/CIK0000056978/us-gaap/Revenues.json

16 BE Semiconductor Industries N.V. Announces Q2-26 and H1-26 Results. BE Semiconductor Industries (Besi) · 23 July 2026 [A] besi.com/investor-relations/press-releases/2025/details-1/be-semiconductor-industries-nv-a…

17 ASMPT Announces 2025 Annual Results AI-Driven Structural Growth Underpins Group Performance. ASMPT · 4 March 2026 [A] asmpt.com/en/investor-relations/news-events/asmpt-announces-2025-annual-results

18 ASMPT Secures Additional Orders for Fifteen Chip-to-Substrate Thermo-Compression Bonding Tools Driven by AI Tailwind. ASMPT · 22 December 2025 [A] asmpt.com/en/investor-relations/news-events/asmpt-secures-additional-orders-for-fifteen-ch…

19 Revenue (ifrs-full:Revenue) reported by ASE Technology Holding Co., Ltd., XBRL company concept data. U.S. Securities and Exchange Commission (XBRL data for ASE Technology Holding Co., Ltd.) [A] data.sec.gov/api/xbrl/companyconcept/CIK0001122411/ifrs-full/Revenue.json

CSET counts four of the top ten OSATs by 2024 revenue as China-headquartered [20]. Malaysia ships about 13 percent of the world's packaged chips and wants 7 percent of advanced packaging shipments by 2035 [21].

ASE spent $2.7 billion on machinery and $1.4 billion on buildings, facilities and automation in the first half of 2026, and says revenue from leading-edge advanced packaging is running ahead of its $3.5 billion guidance for the year [22]. Powertech aims to run the first panel-level packaging line for AI chips in 2027 [23].

Amkor took $6.71 billion of revenue in 2025 [24], and $1.90 billion in the second quarter of 2026 alone, up 26 percent year on year [25]. It has expanded its Arizona campus to a $7 billion investment [26]. Under a partnership signed in June 2026 [27] it will run packaging and test there for TSMC, whose Phoenix fabs are nearby [28].

Testers installed at ASE, the largest assembly and test contractor TESTERS



Source: ASE Technology Holding, second quarter 2026 earnings release (SEC Form 6-K)

The chokepoint

Unlike lithography, no test or assembly tool has a single supplier. Advantest argues that switching tester vendor means rebuilding the whole development, evaluation and production test environment, which is why share moves slowly [1].

CSET finds Chinese toolmakers gaining market share in advanced packaging and test tools, though they still lag significantly behind foreign suppliers [20]. ASE and

20 Inside Beijing's Chipmaking Offensive. Center for Security and Emerging Technology (CSET) · 14 July 2025 [A] cset.georgetown.edu/article/inside-beijings-chipmaking-offensive

21 Advanced Packaging: How Malaysia is Packaging the Future of AI. Malaysian Investment Development Authority · 1 July 2026 [A] mida.gov.my/advanced-packaging-how-malaysia-is-packaging-the-future-of-ai

22 ASE Technology Holding Co., Ltd., Form 6-K report of foreign private issuer for the period ended 2026-07-30. U.S. Securities and Exchange Commission (filing by ASE Technology Holding Co., Ltd.) · 30 July 2026 [A] sec.gov/Archives/edgar/data/1122411/000095010326011353/dp250875_6k.htm

23 Powertech eyes world's first panel-level packaging for AI chips in 2027. Nikkei Asia · 27 August 2026 [B] asia.nikkei.com/business/tech/semiconductors/powertech-eyes-world-s-first-panel-level-pack...

24 AMKOR TECHNOLOGY, INC., Form 8-K current report for the period ended 2026-02-09 (8-K). U.S. Securities and Exchange Commission (filing by AMKOR TECHNOLOGY, INC.) · 9 February 2026 [A] sec.gov/Archives/edgar/data/1047127/000104712726000007/amkr123125erex-991.htm

25 AMKOR TECHNOLOGY, INC., Form 8-K current report for the period ended 2026-07-27 (8-K). U.S. Securities and Exchange Commission (filing by AMKOR TECHNOLOGY, INC.) · 27 July 2026 [A] sec.gov/Archives/edgar/data/1047127/000104712726000043/amkr6302026erex-991.htm

26 Amkor Technology Breaks Ground on New Semiconductor Advanced Packaging and Test Campus in Arizona; Expands Investment to $7 Billion. Amkor Technology [A] ir.amkor.com/news-releases/news-release-details/amkor-technology-breaks-ground-new-semicon...

27 TSMC and Amkor Technology Announce Long Term Partnership to Accelerate Advanced Packaging in the United States. Amkor Technology [A] ir.amkor.com/news-releases/news-release-details/tsmc-and-amkor-technology-announce-long-te...

28 Amkor and TSMC to Expand Partnership and Collaborate on Advanced Packaging in Arizona. TSMC · 4 October 2024 [A] pr.tsmc.com/english/news/3174

1 Investors Guide April 25, 2025. Advantest · 13 May 2025 [A] advantest.com/document/en/investors/ir-library/investors-guide/Investors_Guide_2504E.pdf

Amkor billed $27.3 billion between them in 2025, against industry sales of $791.7 billion [29], a small share of the money for a step every chip has to pass through.

Key evaluation criteria

- **Test coverage** is the share of hidden failures caught before they reach a package that cannot be taken apart.
- **Test time per part** sets throughput and cost, and large dies, memory stacks and chiplets all push it up.
- **Probe card flatness and life** decide what wafer sort costs. Every needle must stay in the same plane across a full die and hold that over a long life.
- **Thermal control** matters more every generation. A kilowatt-class accelerator has to be held at temperature in the socket while it is tested at speed.
- **Capacity and geography** are the practical constraint. Taiwan, China and Malaysia hold most of the floor space, and new capacity takes years.

THREE THINGS TO REMEMBER

- Chips are tested early and often because one bad chip can ruin a package of expensive ones.
- Advantest and Teradyne make about 80 percent of chip testers.
- Four of the top ten outsourced assembly and test firms by 2024 revenue are based in China.

29 Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025 - Semiconductor Industry Association.
Semiconductor Industry Association · 6 February 2026 A semiconductors.org/global-annual-semiconductor-sales-increase-25-6-to-791-7-billion-in-2025

CHAPTER
14
STAGE 14 OF 15

Systems and Networking

A finished package is useless until it is bolted to a baseboard, fed a thousand amps and wired to seventy-one other packages. Many firms can do the assembly; few can make the lasers for the optical links.

IN PLAIN TERMS

One AI chip is not enough to train a model. So seventy-two of them are wired together in a rack, a cabinet the size of a wardrobe, and run as one computer. Each chip sits on its own board and draws more than a thousand amps, several times the current a whole house is wired to carry. The chips have to swap results with each other all the time, and a copper wire can carry those signals only a few meters before they fade, so the longer links send them as light down glass fiber. Many companies can build the rack. Only a few can make the lasers that send the light, and that is the narrow point.

IN SHORT

In an Nvidia GB300 NVL72 rack, 72 AI chips are wired together to work as one computer, and the rack draws up to 142 kW [1]. Data moves between racks as light, and in March 2026 Nvidia agreed to invest $2 billion in Lumentum, which makes the lasers for these links, alongside a purchase commitment and future capacity access rights for its laser components [17]. Many fiber-optic lasers use indium phosphide, and China produces 70 percent of the world's indium [16].

1 System Hardware & Components. Nvidia [A] docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html

17 NVIDIA Announces Strategic Partnership With Lumentum to Develop State-of-the-Art Optics Technology. Nvidia · 2 March 2026 [A] nvidianews.nvidia.com/news/nvidia-announces-strategic-partnership-with-lumentum-to-develop...

16 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-indium.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate Rated on the two most concentrated parts: Nvidia alone sells NVLink, the link that joins the accelerators in a rack, and few firms make the lasers for the optical links.	**Nvidia agreed in March 2026 to invest $2B each in Coherent and Lumentum, alongside multibillion-dollar purchase commitments for their laser products**

WHO LEADS

- US **Nvidia** NVLink and NVSwitch for links inside a rack; InfiniBand and Spectrum-X Ethernet between racks
- US **Broadcom** Switch chips sold to any buyer (Tomahawk, Jericho) and custom AI accelerators
- TW **Foxconn** World's largest AI server provider, by its own account; builds in Taiwan, Mexico, Texas
- CN **InnoLight** High-speed optical modules; sites in Suzhou, Taiwan and Thailand
- US **Coherent** Indium phosphide lasers and data center transceivers

WHERE IT IS MADE

- US **United States** Switch and accelerator silicon, indium phosphide lasers, system design
- TW **Taiwan** Contract design and rack assembly; high-layer-count circuit boards
- CN **China** Optical module assembly and test; most of the world's indium
- TH **Thailand** Chinese module makers' offshore transceiver plants
- MX **Mexico** Rack integration for the North American market

WHY SUBSTITUTION IS POSSIBLE

Rack assembly is easy to replace: if Foxconn stopped, Quanta and Wistron would take over the volume within a few quarters. The two concentrated parts are inside the rack, and a fix is under way for each. UALink is a published rival to NVLink, running 200 Gb/s per lane and addressing up to 1,024 endpoints. For the lasers, Nvidia agreed in March 2026 to invest $2 billion each in Coherent and Lumentum, alongside multibillion-dollar purchase commitments and future capacity access rights.

WHERE CHINA STANDS

China holds two strong positions in the optical link. Chinese firms such as InnoLight assemble high-speed optical modules in volume, in plants that include Suzhou and Thailand. China also produces about 70 percent of the world's indium, the raw material for the lasers inside those modules.

WHERE THE US STANDS

American firms make the switch chips, the links that join accelerators inside a rack, and the lasers. In April 2025 Nvidia said it was building supercomputer plants with Foxconn in Houston and Wistron in Dallas, with mass production expected to ramp within 12 to 15 months. In July 2026 the Federal Communications Commission barred new authorizations

for devices containing logic-bearing components made by firms on its Covered List.

A package computes nothing until it is built into a machine, and building the machine is a separate industry from making the package.

How it works

An accelerator ships as a module, the chip on a small board with its power supply and memory stacks. Nvidia calls its version SXM, and the open-standards equivalent is the Open Compute Project's accelerator module. Eight bolt onto a baseboard that carries their power and the switch chips, which pass data between any two modules at full speed.

Rack-scale systems drop the baseboard. An Nvidia GB300 NVL72 holds 18 compute trays plus nine switch trays, 72 GPUs in all, and draws up to 142 kW [1]. Vera Rubin NVL72 uses the same rack footprint [2]. Inside the rack the trays reach each other over copper. Beyond it, every link runs on glass fiber with an optical transceiver at each end, where a laser turns the electrical signal into pulses of light and a detector at the far end turns the pulses back into current.

Every AI cluster runs two networks that are not interchangeable. Scale-up binds a few dozen accelerators tightly enough that they can read each other's memory, at terabytes per second; scale-out joins thousands of those groups at hundreds of gigabits per second. A byte is eight bits, so the inner network is tens of times faster than the outer one. A model too big for one accelerator gets split across the scale-up group, so that group's bandwidth sets the size of model that can be trained.

Variants and trade-offs

Scale-up: NVLink, UALink and Google's torus

The designs differ in how many accelerators can share one pool of memory.

- **NVLink and NVSwitch.** Nvidia's per-GPU bandwidth went from 900 GB/s in NVLink 4 to 1,800 in NVLink 5 and 3,000 in NVLink 6, and the rack's own network moves 130 TB/s on Blackwell and 216 TB/s on Rubin [3].
- **UALink.** The open answer runs 200 Gb/s per lane, four lanes to a station for 800 Gb/s, and can address up to 1,024 endpoints in one group [4].
- **Google's 3D torus.** Ironwood, Google's own TPU accelerator, wires 64 chips into each rack, called a cube, and uses optical circuit switches to join cubes into superpods of 9,216 chips that can bypass a failed cube or link [5].

1 System Hardware & Components. Nvidia [A] docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html


2 NVIDIA, Partners Drive Next-Gen Efficient Gigawatt AI Factories in Buildup for Vera Rubin. Nvidia · 13 October 2025 [A] blogs.nvidia.com/blog/gigawatt-ai-factories-ocp-vera-rubin

3 NVLink & NVLink Switch for Advanced Multi-GPU Communication. Nvidia · 20 April 2026 [A] nvidia.com/en-us/data-center/nvlink

4 UALink™ 200G 1.0 Specification Overview. UALink Consortium [A] ualinkconsortium.org/blog/ualink-200g-1-0-specification-overview-802

5 Inside the Ironwood TPU codesigned AI stack. Google Cloud · 6 November 2025 [A] cloud.google.com/blog/products/compute/inside-the-ironwood-tpu-codesigned-ai-stack

NVLink bandwidth per GPU by generation GB/S




Source: NVIDIA NVLink product page, 2026

Scale-out: InfiniBand versus Ethernet

InfiniBand, the specialized network built for supercomputers, was the main scale-out network when AI clusters were small and alike. Ethernet switch capacity grew quickly as Broadcom doubled the bandwidth of the switch chips it sells to all comers every generation, from 25.6 Tbps on one chip in Tomahawk 4 [6] to 51.2 in Tomahawk 5 [7] and 102.4 in Tomahawk 6 [8]. In June 2025 the Ultra Ethernet Consortium published its 1.0 specification, an Ethernet-based stack for AI and supercomputing that covers transport protocols, congestion control and direct memory access [9].

Broadcom Tomahawk switching capacity on one chip TBPS



Source: Broadcom product releases for Tomahawk 4, 5 and 6

Nvidia sells both networks, and it told investors that its $75.2 billion of data center revenue in the quarter to April 2026 was driven by Blackwell 300 products and demand for its "InfiniBand, Spectrum-X Ethernet, and NVLink" solutions [10].

Optics: pluggable, then co-packaged

Every link longer than a few meters is optical, and a cluster needs several transceivers, the modules that turn electricity into light and back, for each accelerator. Their power cost is one reason Broadcom and Nvidia are moving the optics onto the switch package itself. Broadcom's Tomahawk 6 Davisson cuts

6 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-ships-tomahawk-4-indust…

7 Broadcom Ships Tomahawk 5, Industry's Highest Bandwidth Switch Chip to Accelerate AI/ML Workloads. Broadcom [A] investors.broadcom.com/news-releases/news-release-details/broadcom-ships-tomahawk-5-indust…

8 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-ships-tomahawk-6-worlds…

9 Ultra Ethernet Consortium (UEC) Launches Specification 1.0 Transforming Ethernet for AI and HPC at Scale - Ultra Ethernet Consortium. Ultra Ethernet Consortium · 11 June 2025 [A] ultraethernet.org/ultra-ethernet-consortium-uec-launches-specification-1-0-transforming-et…

10 NVIDIA CORP, Form 10-Q quarterly report for the period ended 2026-04-26 (10-Q). U.S. Securities and Exchange Commission (filing by NVIDIA CORP) · 20 May 2026 [A] sec.gov/Archives/edgar/data/1045810/000104581026000052/nvda-20260426.htm

optical interconnect power by 70 percent, more than 3.5 times lower than traditional pluggable modules [11]. Nvidia's Spectrum-X Photonics switches, due in 2026, reach 512 ports of 800 gigabits and use four times fewer lasers [12].

Who makes it

Optical modules are assembled where labor and land are cheap, and the Chinese makers went offshore early. InnoLight has run a Thai plant since 2019 alongside Suzhou and Taiwan [13], and Eoptolink's Thai subsidiary lists sites in Chonburi and Rayong [14]. The Federal Communications Commission's July 2026 order bars new authorizations for devices that contain logic-bearing hardware components produced by firms on its Covered List, and commenters in the record named optical transceivers as one such component [15]. The same order notes that the key players in the optical transceiver market, Coherent and InnoLight among them, do not appear on the Covered List [15].

The lasers inside those modules come from far fewer firms. Indium phosphide is used in the high-speed laser diodes and photodetectors for optical communications, and China accounts for 70 percent of world indium production [16]. In March 2026 Nvidia agreed to invest $2 billion in Lumentum, alongside a multibillion purchase commitment and future capacity access rights for advanced laser components [17]. It made the same $2 billion investment in Coherent, with a multibillion-dollar purchase commitment for advanced laser and optical networking products [18].

Two US firms, Broadcom and Marvell, design both custom accelerators and switch silicon. Broadcom sells the Ethernet switch chips other firms build their switches around, along with custom AI accelerators, and its AI semiconductor revenue reached $16.7 billion in the third quarter of fiscal 2026, up 221 percent [19]. Marvell's five-year agreement with AWS, announced in December 2024, covers custom AI chips alongside the optical and networking parts that go with them [20].

Much of the physical assembly is done by Taiwanese firms. Foxconn booked NT$8.1 trillion of revenue in 2025, up 18 percent, with cloud and networking

11 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-announces-tomahawkr-6-d…

12 NVIDIA Announces Spectrum-X Photonics, Co-Packaged Optics Networking Switches to Scale AI Factories to Millions of GPUs. Nvidia · 18 March 2025 [A] nvidianews.nvidia.com/news/nvidia-spectrum-x-co-packaged-optics-networking-switches-ai-fac…

13 InnoLight Technology, company overview page. InnoLight Technology [A] innolight.com/about

14 Eoptolink Technology, contacts page. Eoptolink Technology [A] eoptolink.com/about-us/contacts

15 Federal Communications Commission FCC-26-50. U.S. Federal Communications Commission [A] docs.fcc.gov/public/attachments/FCC-26-50A1.pdf

16 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-indium.pdf

17 NVIDIA Announces Strategic Partnership With Lumentum to Develop State-of-the-Art Optics Technology. Nvidia · 2 March 2026 [A] nvidianews.nvidia.com/news/nvidia-announces-strategic-partnership-with-lumentum-to-develop…

18 NVIDIA and Coherent Announce Strategic Partnership to Develop Optics Technology to Scale Next-Generation Data Center Architecture. Nvidia · 2 March 2026 [A] nvidianews.nvidia.com/news/nvidia-and-coherent-announce-strategic-partnership-to-develop-o…

19 Broadcom Inc., Form 8-K current report for the period ended 2026-09-02 (8-K). U.S. Securities and Exchange Commission (filing by Broadcom Inc.) · 2 September 2026 [A] sec.gov/Archives/edgar/data/1730168/000173016826000076/avgo-08022026x8kxex99.htm

20 Marvell Technology, Inc., Form 8-K current report for the period ended 2024-12-02 (8-K). U.S. Securities and Exchange Commission (filing by Marvell Technology, Inc.) · 2 December 2024 [A] sec.gov/Archives/edgar/data/1835632/000183563224000193/final2024_12x02xmarvell-.htm

among the drivers [21]. Assembly is moving closer to the customer. In April 2025 Nvidia said it was building supercomputer manufacturing plants in Texas with Foxconn in Houston and Wistron in Dallas, with mass production expected to ramp up in the next 12 to 15 months [22].

The chokepoint

Several capable contract manufacturers on three continents screw racks together, and the power shelves, copper busbars, cables and connectors have many suppliers. If Foxconn stopped tomorrow, Quanta and Wistron would absorb the volume in a couple of quarters.

The parts that cannot be replaced that fast are the components that go into the rack.

- **Indium phosphide laser capacity.** In March 2026 Nvidia agreed to invest $2 billion in Coherent, alongside a multibillion-dollar purchase commitment and future access and capacity rights for Coherent's advanced laser and optical networking products [18]. China produces 70 percent of the world's indium, which those lasers need [16].
- **NVSwitch.** NVLink and NVSwitch are Nvidia's own designs, and UALink is an open standard designed for accelerator communications within a pod [4].
- **High-layer-count circuit boards.** The boards, and the low-loss laminate they are built from, are concentrated in Taiwan and Japan; see Substrates and PCBs.

Optical module assembly is a separate case: concentrated, but not technically hard. Where the modules get built follows cost and policy, and it can change in a year or two.

Key evaluation criteria

- **Scale-up domain size** is how many accelerators share one pool of memory: up to 1,024 endpoints in the UALink spec [4] and 9,216 for an Ironwood superpod [5].
- **Bandwidth per accelerator** limits how far one model can be split across chips. NVLink 6 is 3,000 GB/s [3].
- **Picojoules per bit** is the energy cost of moving data. Broadcom says traditional pluggable optics consume more power as AI traffic grows, and its co-packaged switch cuts optical interconnect power by 70 percent [11].
- **Serviceability** changes with co-packaged optics, which move the optics off plug-in modules and onto the switch package. Broadcom's Davisson switch

21 Hon Hai Technology Group (Foxconn) Announces FY2025 & 4Q25 Financial Results - Hon Hai Technology Group. Hon Hai Precision Industry (Foxconn) · 16 March 2026 [A] honhai.com/en-us/press-center/press-releases/latest-news/1978

22 NVIDIA to Manufacture American-Made AI Supercomputers in US for First Time. Nvidia · 14 April 2025 [A] blogs.nvidia.com/blog/nvidia-manufacture-american-made-ai-supercomputers-us

18 NVIDIA and Coherent Announce Strategic Partnership to Develop Optics Technology to Scale Next-Generation Data Center Architecture. Nvidia · 2 March 2026 [A] nvidianews.nvidia.com/news/nvidia-and-coherent-announce-strategic-partnership-to-develop-o…

16 Mineral Commodity Summaries 2026. U.S. Geological Survey · 5 February 2026 [A] pubs.usgs.gov/periodicals/mcs2026/mcs2026-indium.pdf

4 UALink™ 200G 1.0 Specification Overview. UALink Consortium [A] ualinkconsortium.org/blog/ualink-200g-1-0-specification-overview-802

5 Inside the Ironwood TPU codesigned AI stack. Google Cloud · 6 November 2025 [A] cloud.google.com/blog/products/compute/inside-the-ironwood-tpu-codesigned-ai-stack

3 NVLink & NVLink Switch for Advanced Multi-GPU Communication. Nvidia · 20 April 2026 [A] nvidia.com/en-us/data-center/nvlink

11 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-announces-tomahawkr-6-d…

keeps its lasers in field-replaceable modules [11].

- **Supply concentration** is in the components: many firms assemble the modules; far fewer can make the lasers inside them.

FOUR THINGS TO REMEMBER

- An AI rack wires 72 chips together to run as one computer.
- Longer links carry signals as light, because copper fades after a few meters.
- NVLink switching and the lasers are the hard parts, and rack assembly is easy to move.
- China produces about 70 percent of the world's indium, the raw material for the lasers.

11 [A] investors.broadcom.com/news-releases/news-release-details/broadcom-announces-tomahawkr-6-d...

CHAPTER
15
STAGE 15 OF 15

Data Centers and Power

The chips are no longer the slowest part of a data center buildout. A large transformer commonly takes three years, GE Vernova is working toward 30 GW of gas turbine output a year in 2030, and Texas had about 474 GW of large loads, mostly data centers, seeking a grid connection in June 2026.

IN PLAIN TERMS

A data center's job is to feed electricity to the machines inside it and carry away the heat they give off. One rack of AI chips, a cabinet the size of a wardrobe, draws up to 142 kilowatts, and every watt of it comes back out as heat, so the rack is cooled by liquid piped through it. A large training site already holds more than a hundred thousand chips, and the newest sites are planned in gigawatts. One gigawatt is the whole output of a large power station, and OpenAI's planned sites add up to more than nine of them by 2029. Getting that much electricity to the door is harder than putting up the building, because the transformers and heavy switches that connect a site to the grid, and the turbines that make the power, come from a few suppliers and take years to arrive.

IN SHORT

Large power transformers, a core part of the electric grid, now commonly take 36 months to deliver, against less than a year before the pandemic [1]. GE Vernova, a major maker of gas turbines, says its orders from data centers in the first half of 2026 were more than double its total for all of 2025 [11]. In Texas, about 474 GW of large loads, mostly data centers, were seeking a grid connection in June 2026 [15].

1 U.S. Department of Energy Large Power Transformer Resilience Report to Congress, July 2024. U.S. Department of Energy · 10 July 2024 A energy.gov/sites/default/files/2024-10/EXEC-2022-001242%20-%20Large%20Power%20Transformer%...

11 GE Vernova Inc., Form 8-K current report for the period ended 2026-07-22 (8-K). U.S. Securities and Exchange Commission (filing by GE Vernova Inc.) · 22 July 2026 A sec.gov/Archives/edgar/data/1996810/000199681026000147/gevpressrelease2q26.htm

15 Electric Reliability Council of Texas, ERCOT update to the Senate Committee on Business and Commerce, 29 July 2026. Electric Reliability Council of Texas · 29 July 2026 A ercot.com/files/docs/2026/07/29/ERCOT-Senate-July-29-Panel-1-Assessing-The-Grid.pdf

CHOKEPOINT CARD

HIGH CONCENTRATION

MODERATELY HARD TO SUBSTITUTE

CONCENTRATION	SUBSTITUTABILITY	PRICE OR MARKET SIZE
High	Moderate Nvidia names nine data center power system providers for its gigawatt designs, but a large transformer commonly takes three years to arrive and GE Vernova's gas backlog and reserved slots stood at 116 GW in mid-2026.	**Large power transformer lead times of 36 months commonly quoted, against under a year before the pandemic** GE Vernova's gas backlog and reserved slots grew from 100 GW to 116 GW in the second quarter of 2026

WHO LEADS

- US **GE Vernova** 116 GW of gas equipment backlog and reserved factory slots at mid-2026
- CH **Hitachi Energy** Large power transformers and high-voltage switchgear
- DE **Siemens Energy** Grid technologies, transformers, turbines
- US **Vertiv** Data center power and cooling systems; NVIDIA gigawatt AI factory partner
- FR **Schneider Electric** Electrical distribution and cooling; partner in NVIDIA's 800-volt DC designs

WHERE IT IS MADE

- US **United States** Most new AI capacity; ERCOT and PJM carry the load growth
- CH **Switzerland** Hitachi Energy and ABB transformer and switchgear engineering
- DE **Germany** Siemens Energy grid technologies and turbines
- TW **Taiwan** Delta Electronics power shelves, busbars and thermal modules
- JP **Japan** Hitachi group transformer manufacturing

WHY SUBSTITUTION IS POSSIBLE

Nvidia names nine data center power system providers for its gigawatt designs, so a buyer can choose among suppliers. Money cannot shorten the wait. Large power transformer lead times of 36 months are commonly quoted, against under a year before the pandemic, and the longest reach 60 months. GE Vernova's gas equipment backlog and slot reservations reached 116 GW in mid-2026, and it expects to reach 20 GW of annual gas turbine output in the third quarter of 2026.

WHERE CHINA STANDS

China has spare generating capacity, a large domestic industry making transformers and switchgear, and can connect new sites quickly. Its AI buildout is limited by the supply of accelerators, and it has power to spare.

WHERE THE US STANDS

The United States has the demand and the money but cannot shorten the wait for equipment. Transformers and turbines both take years to arrive. Most large power transformers are imported, and no restarted nuclear reactor is serving data centers yet.

For thirty years the semiconductor industry set the pace and everything downstream followed. A wafer clears a leading-edge fab in months; a large power transformer commonly takes three years, and before the pandemic the same order took under one [1].

How it works

A rack is now the unit of AI compute. A GB300 NVL72 draws up to 142 kW through eight 33 kW power shelves, the rack's own power supplies [2].

Between the grid and the rack, a substation steps the high voltage down with transformers. Switchgear, the building's heavy circuit breakers, can cut any part of the site off in a fault. Battery-backed supplies hold the load for the seconds it takes backup generators to start. Distribution boards split the feed among the rows of racks. At the back of each rack a busbar, a solid copper bar doing a job a cable would melt at, carries the current down to the trays. Every one of those is heavy equipment with its own lead time.

Heat leaves in water. Cold plates on the GPU packages pass it to a building loop that releases it outdoors, and Nvidia's Rubin racks run coolant at up to 45 °C, warm enough that in many climates the loop can reject heat without turning on chillers [5].

Nvidia is also moving rack distribution to 800 volts of direct current. Raising the voltage cuts the current for the same power, and heat in copper comes from current, so the same conductor carries over 150 percent more power and the 200 kg busbars feeding a single rack are no longer needed [6].

Variants and trade-offs

Cooling

- **Air.** Heat exchangers in the rack door work at moderate densities, but Nvidia's GB300 NVL72 rack is liquid cooled [2].
- **Direct-to-chip liquid.** Nvidia's Rubin platform is 100 percent liquid cooled, and every cloud provider and data center operator building for it is moving to liquid [5].
- **Immersion.** Higher density still, but hard to service.

Nvidia says the cooling supply chain is keeping pace with the move to liquid, and Schneider Electric's cooling division, Motivair, has worked alongside Nvidia's product roadmap for nearly a decade [5].

1 U.S. Department of Energy Large Power Transformer Resilience Report to Congress, July 2024. U.S. Department of Energy · 10 July 2024 [A] energy.gov/sites/default/files/2024-10/EXEC-2022-001242%20-%20Large%20Power%20Transformer%...

2 System Hardware & Components. Nvidia [A] docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html

5 [A] blogs.nvidia.com/blog/liquid-cooling-ai-factories

6 NVIDIA, Partners Drive Next-Gen Efficient Gigawatt AI Factories in Buildup for Vera Rubin. Nvidia · 13 October 2025 [A] blogs.nvidia.com/blog/gigawatt-ai-factories-ocp-vera-rubin

Rack power

Nvidia's 800-volt DC architecture is drawn for racks from 100 kW to more than a megawatt, with megawatt racks from 2027, because the 54-volt distribution in today's racks begins to hit physical limits once racks exceed 200 kW [7].

Nvidia names nine data center power system providers for its 800-volt gigawatt designs, among them ABB, Eaton, Hitachi Energy, Mitsubishi Electric, Schneider Electric, Siemens and Vertiv [6].

A megawatt rack changes the busbar, the floor loading, the coolant flow, the leak detection and the stored energy that carries the rack through a dip. Nvidia's Vera Rubin NVL72 rack design holds 20 times more energy storage to keep power steady [6].

Where the electrons come from

- **Grid interconnection.** The slow path, with lengthy queues to connect [4].
- **Behind-the-meter gas**, generation on the site itself. The fast path, which at least three of the seven Stargate sites will use to sidestep grid queues [4].
- **Nuclear.** Almost entirely prospective. Constellation signed a power purchase agreement with Microsoft to restart Three Mile Island Unit 1 as the 835 MW Crane Clean Energy Center [8]. The plant shut in 2019, and a $1 billion federal loan closed in November 2025 partly finances its restart, subject to Nuclear Regulatory Commission licensing approvals [9]. No restarted reactor is serving data centers yet.

Who makes it

The largest data center operators pay for the buildout. Alphabet, Amazon, Meta, Microsoft and Oracle spent $448.2 billion of capital in 2025, and if that trend continues they will spend $770 billion in 2026 [10].

7 NVIDIA 800 VDC Architecture Will Power the Next Generation of AI Factories. Nvidia · 20 May 2025 A developer.nvidia.com/blog/nvidia-800-v-hvdc-architecture-will-power-the-next-generation-of…

6 NVIDIA, Partners Drive Next-Gen Efficient Gigawatt AI Factories in Buildup for Vera Rubin. Nvidia · 13 October 2025 A blogs.nvidia.com/blog/gigawatt-ai-factories-ocp-vera-rubin


4 OpenAI Stargate: where the US sites stand. Epoch AI · 17 April 2026 A epoch.ai/publications/openai-stargate-where-the-us-sites-stand

8 Constellation Ahead of Schedule for Launch of Crane Clean Energy Center. Constellation Energy · 19 February 2025 A constellationenergy.com/news/2025/constellation-ahead-of-schedule-for-launch-of-crane-clea…

9 Energy Department Closes Loan to Restart Nuclear Power Plant in Pennsylvania. U.S. Department of Energy · 17 November 2025 A energy.gov/articles/energy-department-closes-loan-restart-nuclear-power-plant-pennsylvania

10 Hyperscaler capex has quadrupled since GPT-4's release. Epoch AI · 26 February 2026 A epoch.ai/data-insights/hyperscaler-capex-trend

Capital spending by five large US data center operators, 2025 $B



Source: Epoch AI, hyperscaler capex trend, February 2026, from company filings

Campuses are now described in gigawatts. Epoch AI projects OpenAI's seven US Stargate sites to exceed 9 GW by 2029, with Abilene, Texas, growing from an estimated 0.3 GW in April to 1.2 GW in the fourth quarter of 2026 [4].

The equipment vendors are the constraint. GE Vernova, Siemens Energy, Hitachi Energy, ABB, Eaton and Schneider Electric supply the turbines, transformers and switchgear. GE Vernova's gas equipment backlog and reserved factory slots went from 100 GW to 116 GW in the second quarter of 2026, and its electrification orders from data centers passed $5 billion in the first half, more than double its 2025 total [11].

GE Vernova annual gas turbine output, planned GW/YR



Source: GE Vernova second-quarter 2026 results, July 2026

Capacity and demand

US data centers used 176 TWh in 2023, 4.4 percent of national electricity, and Lawrence Berkeley National Laboratory projects 325 to 580 TWh by 2028, between 6.7 percent and 12 percent of the total [12]. The Energy Information Administration expects national electricity use to rise 1 percent in 2026 and 3 percent in 2027, the fourth straight annual increase and the strongest four-year run since 2000 [13].


4 OpenAI Stargate: where the US sites stand. Epoch AI · 17 April 2026 [A] epoch.ai/publications/openai-stargate-where-the-us-sites-stand

11 GE Vernova Inc., Form 8-K current report for the period ended 2026-07-22 (8-K). U.S. Securities and Exchange Commission (filing by GE Vernova Inc.) · 22 July 2026 [A] sec.gov/Archives/edgar/data/1996810/000199681026000147/gevpressrelease2q26.htm

12 Berkeley Lab Report Evaluates Increase in Electricity Demand from Data Centers. Lawrence Berkeley National Laboratory · 15 January 2025 [A] newscenter.lbl.gov/2025/01/15/berkeley-lab-report-evaluates-increase-in-electricity-demand...

13 EIA Press Release (01/13/2026): EIA forecasts strongest four-year growth in U.S. electricity demand since 2000, fueled by data centers. U.S. Energy Information Administration [A] eia.gov/pressroom/releases/press582.php

US data center electricity use, actual and 2028 projection range TWH



Source: Lawrence Berkeley National Laboratory, December 2024

Chip efficiency is still improving. Google's Ironwood TPU delivers twice the performance per watt of Trillium, its previous generation [14]. Energy per token, where a token is the chunk of text a model reads or writes, can fall while total energy use still rises, if the number of tokens rises faster.

The chokepoint

Announced capacity and energized capacity are a long way apart. ERCOT, the grid operator for most of Texas, was tracking about 474 GW of large loads seeking a connection in June 2026, roughly 90 percent of it data centers [15]. ERCOT's large load update of March 13, 2026, counted 9,042 MW that had received approval to energize [16].

Behind that queue sit the equipment lead times.

- **Large power transformers.** Thirty-six-month lead times are commonly quoted and the worst reach 60, against under a year before the pandemic; 82 percent of the units put into US service in 2019 were imported [1].
- **Gas turbines.** GE Vernova expects to reach 20 GW of annual gas turbine output in the third quarter of 2026, 24 GW in 2028 and 30 GW in 2030, while its gas equipment backlog and slot reservations stood at 116 GW at mid-year [11].
- **Firm new generation**, the kind that runs whatever the weather. The 835 MW Crane plant shut in 2019, and its restart depends on Nuclear Regulatory Commission licensing approvals [9]. The NRC has approved a fuel license amendment for the plant, and Constellation expects to restart it in 2027 [17].

The chip chain moves faster: foundry and memory capacity have repeatedly expanded within a couple of years of the order. Money buys silicon capacity faster than it buys power capacity, and that difference decides how much of the 2026 capital spending turns into working compute.

14 Inside the Ironwood TPU codesigned AI stack. Google Cloud · 6 November 2025 [A] cloud.google.com/blog/products/compute/inside-the-ironwood-tpu-codesigned-ai-stack

15 Electric Reliability Council of Texas, ERCOT update to the Senate Committee on Business and Commerce, 29 July 2026. Electric Reliability Council of Texas · 29 July 2026 [A] ercot.com/files/docs/2026/07/29/ERCOT-Senate-July-29-Panel-1-Assessing-The-Grid.pdf

16 Electric Reliability Council of Texas, Large Load Interconnection Status Update, 13 March 2026. Electric Reliability Council of Texas · 13 March 2026 [A] ercot.com/files/docs/2026/03/12/March-TAC-Report.pdf

1 U.S. Department of Energy Large Power Transformer Resilience Report to Congress, July 2024. U.S. Department of Energy · 10 July 2024 [A] energy.gov/sites/default/files/2024-10/EXEC-2022-001242%20-%20Large%20Power%20Transformer%...

11 GE Vernova Inc., Form 8-K current report for the period ended 2026-07-22 (8-K). U.S. Securities and Exchange Commission (filing by GE Vernova Inc.) · 22 July 2026 [A] sec.gov/Archives/edgar/data/1996810/000199681026000147/gevpressrelease2q26.htm

9 Energy Department Closes Loan to Restart Nuclear Power Plant in Pennsylvania. U.S. Department of Energy · 17 November 2025 [A] energy.gov/articles/energy-department-closes-loan-restart-nuclear-power-plant-pennsylvania

17 [A] constellationenergy.com/news/2026/08/constellation-reports-second-quarter-2026-results.html

Key evaluation criteria

- **Time to power** counts the months from signed lease to energized megawatt, and it is the number developers compete on.
- **Transformer and turbine lead time** covers the two queues that set the schedule. Large power transformer lead times of 36 months are commonly quoted [1]. GE Vernova's gas backlog and slot reservations stood at 116 GW in mid-2026, against a planned 20 GW a year of output from the third quarter [11].
- **Rack density supported** decides what an existing hall can take. A GB300 NVL72 rack draws up to 142 kW and is liquid cooled [2].
- **Firmness of supply** separates a signed interconnection agreement from a delivered transformer.
- **Energy per token** tracks how much electricity a model uses for each token it reads or writes, and chips with higher performance per watt, such as Google's Ironwood TPU, lower it [14].

FOUR THINGS TO REMEMBER

- One AI rack draws up to 142 kilowatts, too much heat for air, so racks are cooled with liquid.
- The newest AI sites are planned in gigawatts, each the output of a large power station.
- Power equipment is the slow part, and lead times of 36 months are commonly quoted for a large transformer.
- China has power to spare and is limited by the supply of AI chips.

1 U.S. Department of Energy Large Power Transformer Resilience Report to Congress, July 2024. U.S. Department of Energy · 10 July 2024 [A] energy.gov/sites/default/files/2024-10/EXEC-2022-001242%20-%20Large%20Power%20Transformer%...

11 GE Vernova Inc., Form 8-K current report for the period ended 2026-07-22 (8-K). U.S. Securities and Exchange Commission (filing by GE Vernova Inc.) · 22 July 2026 [A] sec.gov/Archives/edgar/data/1996810/000199681026000147/gevpressrelease2q26.htm

2 System Hardware & Components. Nvidia [A] docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html

14 Inside the Ironwood TPU codesigned AI stack. Google Cloud · 6 November 2025 [A] cloud.google.com/blog/products/compute/inside-the-ironwood-tpu-codesigned-ai-stack

CHAPTER
16
THE ECONOMICS

The Economics of AI Chips

Inside an AI accelerator the silicon is the cheap part. Memory and packaging are most of the cost.

IN PLAIN TERMS

A bill of materials is the list of parts inside a product and what each one costs to build. For an AI accelerator, the processor itself, the chip that does the calculating, is the cheap part, about $900 of the roughly $6,400 it costs to build. The stacked memory beside it accounts for about half, and the packaging that wires the two together costs more than the chip. Three firms dominate the world market for that memory and one Taiwanese firm does that packaging, so a few firms supply the costliest parts.

IN SHORT

Epoch AI estimates that an Nvidia B200 costs around $6,400 to build and sells for a reported $30,000 to $40,000 [1]. Memory and advanced packaging make up most of that cost, and the two processor dies cost less than the packaging that joins them to the memory [1]. Three companies, SK hynix, Samsung and Micron, dominate the world market for that kind of memory [2].

Epoch AI estimates that building a Blackwell B200 costs about $6,400, and reports put its selling price at $30,000 to $40,000 [1]. That $6,400 splits into stages that are expensive because of physics, because capacity is short, or because one firm sets the price.

How it works

Three numbers set the cost of a die, the finished rectangle of circuitry cut out of a wafer.

- **Wafer price.** TSMC does not publish it. Nvidia makes Blackwell chips on a custom-built TSMC 4NP process [3]. Epoch AI estimates $17,000 for a 12-inch (300 mm) wafer on that process [1].
- **Dies per wafer.** A wafer is a circle and dies are rectangles, so the edge of the disc goes to waste, and the bigger the die, the fewer fit. Each of the two

1 NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025 [A] epoch.ai/data-insights/b200-cost-breakdown

2 [A] csis.org/analysis/understanding-biden-administrations-updated-export-controls

3 NVIDIA Blackwell Architecture. Nvidia · 18 December 2025 [A] nvidia.com/en-us/data-center/technologies/blackwell-architecture

compute dies in a B200 is about 800 mm2[1]. Nvidia calls them reticle-limited, meaning near the largest a scanner can print in one shot [3].

- **Yield.** Defects land at random, so a bigger die is likelier to catch one. Epoch AI models the Blackwell die at 40 to 70 percent good, centered on 60 [1].

Those three numbers put the two dies inside a B200 at about $900 of the roughly $6,400 build [1]. The estimate counts only variable costs and leaves out fixed costs such as research and development [1].

Variants and trade-offs

Memory is the largest line

The 192 GB of high-bandwidth memory beside those dies, sold as HBM3E, is the single largest line, about $2,900 at $14 to $17 per gigabyte [1]. Epoch AI says memory accounts for half of the roughly $6,400 build [1]. Three firms, SK hynix, Samsung and Micron, dominate the world market for that memory [2]. SK hynix says demand for its products has exceeded its available supply in recent quarters [4].

Packaging, substrate and test

CoWoS-L, the TSMC process that mounts dies and memory on one carrier and wires them together, adds about $1,100, more than the logic dies it carries [1]. Epoch AI models packaging yield at 65 to 95 percent [1]. A package that fails testing loses its logic dies and memory stacks, and spreading that loss over the good units adds about $1,000 to each B200 [1]. Power delivery hardware, the circuit board, and final assembly and testing add $480 [1]. See Advanced packaging for why packaging capacity runs out first.

The B200 bill of materials

LINE	ESTIMATE	RANGE
HBM3E, 192 GB	$2,900	$2,800-3,100
CoWoS-L packaging	$1,100	$1,000-1,200
Packaging yield loss	$1,000	$430-1,700
Logic die, two on TSMC 4NP	$900	$720-1,200
Power delivery, board, assembly and test	$480	$370-600
Manufacturing cost	~$6,400	$5,700-7,300

1 NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025 [A] epoch.ai/data-insights/b200-cost-breakdown

3 NVIDIA Blackwell Architecture. Nvidia · 18 December 2025 [A] nvidia.com/en-us/data-center/technologies/blackwell-architecture


2 [A] csis.org/analysis/understanding-biden-administrations-updated-export-controls

4 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/2120882/000119312526299963/d32785d424b4.htm

Reported selling price	$30,000-40,000

Epoch AI models each line as a range, deriving the packaging line from TSMC's advanced packaging revenue and Nvidia's share of CoWoS capacity [1]. The estimate covers the accelerator module only and leaves out servers and rack-scale systems [1].

Where the ~$6,400 of B200 manufacturing cost goes, 2025 estimate $



Source: Epoch AI B200 cost model, from a $17,000 4NP wafer, 40-70% die yield, $14-17 per GB of memory, and a packaging line derived from TSMC's advanced packaging revenue

From package to rack to cluster

At rack scale the number that matters is the cost of a GPU-hour. For an operator that owns the machine, SemiAnalysis puts a Vera Rubin NVL72 at $3.57, against $1.84 for a GB200 and $2.36 for a GB300 [5]. Each generation costs its owner more per hour than the last, yet SemiAnalysis, working from early CoreWeave results on DeepSeek R1 that it has not verified, finds Rubin cheaper per token than GB200 and GB300 at every interactivity level it compared [5].

One level up, a 100,000 H100 cluster costs over $4 billion in servers, needs more than 150 MW of data center capacity, uses 1.59 TWh a year, costs $123.9 million a year in power at $0.078 per kWh, and in a rail-optimized design links its GPUs to leaf switches with 98,304 optical transceivers [6].

Who captures the value

FIRM	STAGE	QUARTER ENDED	Gross margin
Micron	HBM and DRAM	September 2026	86.8%
Nvidia	Accelerator design	July 2026	75.0%
TSMC	Wafers and CoWoS	June 2026	67.7%
KLA	Inspection	June 2026	61.4%
ASML	Lithography	June 2026	54.0%
Lam Research	Etch	June 2026	51.7%
Applied Materials	Deposition	July 2026	50.3%
Ibiden	Substrates	June 2026	36.4%
ASE Technology	OSAT	June 2026	21.0%

1 NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025 [A] epoch.ai/data-insights/b200-cost-breakdown

5 Vera Rubin NVL72 vs GB200 NVL72? Inference TCO & Architecture Analysis. SemiAnalysis · 23 July 2026 [B] inferencex.semianalysis.com/blog/vera-rubin-nvl72-vs-gb200-nvl72-inference


6 100,000 H100 Clusters: Power, Network Topology, Ethernet vs InfiniBand, Reliability, Failures, Checkpointing. SemiAnalysis · 17 June 2024 [B] newsletter.semianalysis.com/p/100000-h100-clusters-power-network

Amkor	OSAT	June 2026	16.8%

Each figure comes from the firm's own earnings release; for KLA and Ibiden it is gross profit divided by revenue, since those releases give no percentage [7] [8] [9] [10] [11] [12] [13] [14] [15] [16].

SK hynix's earnings release gives no gross margin. Its operating margin was 76 percent in the June quarter, on revenue up 257 percent in a year [17].

Gross margin, each firm's most recent reported quarter %



Source: Each firm's own quarterly earnings release; quarters end between June and September 2026 (TSMC shown)

7 A investors.micron.com/news/press-release/2026/Micron-Technology-Inc--Reports-Record-Fiscal-...

8 NVIDIA Announces Financial Results for Second Quarter Fiscal 2027. Nvidia · 26 August 2026 A nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-second-quarter-fiscal-2027

9 TSMC Reports Second Quarter EPS of NT$27.25. TSMC · 16 July 2026 A pr.tsmc.com/english/news/3326

10 KLA CORPORATION REPORTS FISCAL 2026 FOURTH QUARTER AND FULL YEAR RESULTS. KLA Corporation · 28 July 2026 A ir.kla.com/news-events/press-releases/detail/518/kla-corporation-reports-fiscal-2026-fourt...

11 ASML reports €9.3 billion total net sales and €2.9 billion net income in Q2 2026. ASML · 15 July 2026 A asml.com/en/news/press-releases/2026/q2-2026-financial-results

12 Lam Research Corporation Reports Financial Results for the Quarter Ended June 28, 2026. Lam Research · 29 July 2026 A newsroom.lamresearch.com/2026-07-29-Lam-Research-Corporation-Reports-Financial-Results-for...

13 Applied Materials Announces Third Quarter 2026 Results. Applied Materials · 13 August 2026 A ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-announces-thi...

14 Note : This document has been translated from a part of the Japanese original for reference purposes only.. Ibiden · 3 August 2026 A ibiden.com/ir/items/tannshinn2026Q1.pdf

15 ASE Technology Holding Co., Ltd. Reports Its Unaudited Consolidated Financial Results for the Second Quarter of 2026. PR Newswire · 30 July 2026 A prnewswire.com/news-releases/ase-technology-holding-co-ltd-reports-its-unaudited-consolida...


16 AMKOR TECHNOLOGY, INC., Form 8-K current report for the period ended 2026-07-27 (8-K). U.S. Securities and Exchange Commission (filing by AMKOR TECHNOLOGY, INC.) · 27 July 2026 A sec.gov/Archives/edgar/data/0001047127/000104712726000043/amkr6302026erex-991.htm

17 SK hynix Announces 2Q26 Financial Results. SK hynix A news.skhynix.com/en/q2-2026-business-results

In the table, design, equipment and leading-edge wafers earn gross margins of 50.3 to 75.0 percent, substrates 36.4 percent, and assembly and test 16.8 to 21.0 percent. In 2026 Micron passed all of them. Its gross margin rose from 39.8 percent for the year to August 2025 to 86.8 percent in the quarter to September 2026 [7]. Nvidia's was 75.0 percent in the quarter to July 2026 [8].

The Semiconductor Industry Association, using monthly data compiled by World Semiconductor Trade Statistics, counted $791.7 billion of global chip sales in 2025 [18]. In its June 2026 forecast, World Semiconductor Trade Statistics put 2025 at $795.6 billion and 2026 at $1.51 trillion, with memory growing about 250 percent and logic 37 percent [19]. Below those totals sit $135.1 billion of equipment billings [20] and $448.2 billion of 2025 capital spending at Alphabet, Amazon, Meta, Microsoft and Oracle, the sum of Epoch AI's quarterly figures, which Epoch says would reach $770 billion in 2026 if the trend continues [21].

Size of each layer of the chain, 2025 $B



Source: Semiconductor Industry Association on chip sales; Epoch AI quarterly capital spending at Alphabet, Amazon, Meta, Microsoft and Oracle, summed for 2025; Nvidia FY2026 results; SEMI on equipment billings

Where the money goes

In the B200, packaging and its scrap, $1,100 and $1,000 in Epoch AI's estimate, cost more than twice the $900 of logic dies [1]. A GB300 NVL72 rack can draw up to 142 kW [22].

STAGE	CLASS	WHY
EUV lithography	Structurally expensive	One supplier, ASML.
Masks and pellicles	Structurally expensive	Scales with layer count; every design pays again.
Metrology and inspection	Structurally expensive	Inspection time rises faster than throughput.
HBM	Structurally expensive	Stacking and through-silicon vias cut good die per wafer.

7 [A] investors.micron.com/news/press-release/2026/Micron-Technology-Inc--Reports-Record-Fiscal-...

8 NVIDIA Announces Financial Results for Second Quarter Fiscal 2027. Nvidia · 26 August 2026 [A] nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-second-quarter-fiscal-2027

18 Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025 - Semiconductor Industry Association. Semiconductor Industry Association · 6 February 2026 [A] semiconductors.org/global-annual-semiconductor-sales-increase-25-6-to-791-7-billion-in-2025

19 [A] wsts.org/esraCMS/extension/media/f/WST/7618/WSTS_FC-Release-2026-May.pdf

20 SEMI Reports Global Semiconductor Equipment Billings Reached $135 Billion in 2025, Up 15% Year-on-Year. SEMI · 7 April 2026 [A] semi.org/en/SEMI-Reports-Global-Semiconductor-Equipment-Billings-Reached-135-Billion-in-2025

21 Hyperscaler capex has quadrupled since GPT-4's release. Epoch AI · 26 February 2026 [A] epoch.ai/data-insights/hyperscaler-capex-trend

1 NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025 [A] epoch.ai/data-insights/b200-cost-breakdown

22 System Hardware & Components. Nvidia [A] docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html

Advanced packaging, CoWoS-L	Structurally expensive	Modeled packaging yield of 65 to 95 percent; a failed package loses its dies and memory.
Power and cooling plant	Structurally expensive	Priced by grid queues and turbine lead times.
Leading-edge logic wafers	Compressible with scale	Defect density and utilization improve through a ramp.
Design and EDA	Compressible with scale	Engineering cost is spread across volume.
Deposition and etch tools	Compressible with scale	Credible second sources for most deposition and etch steps.
ABF substrates	Compressible with scale	A laminate line, buildable at scale.
Optical transceivers	Compressible with scale	Copper and co-packaged optics cap the price.
Test and assembly (OSAT)	Already commoditized	Gross margins of 16.8 to 21.0 percent at Amkor and ASE.
Wafers and bulk gases	Already commoditized	Multi-supplier, long-qualified, thin margins.
Rack integration (ODM)	Already commoditized	Assembles parts the customer specifies.

Key evaluation criteria

- **Cost per good die.** The wafer price divided by the dies on that wafer that work. A larger die or a lower yield raises it.
- **Memory dollars per gigabyte, and gigabytes per part.** The largest line on the bill, set by three firms.
- **Packaging yield.** Every point lost throws away finished dies and the memory attached to them [1].
- **Share of the bill the vendor does not control.** Nvidia sets its own margin but buys memory, packaging and substrates at another firm's price.
- **Rack watts.** A GB300 NVL72 rack can draw up to 142 kW, and the data center has to supply and cool all of it [22].
- **Compressibility class.** Whether the line falls when volume doubles. If it does not, capacity is the constraint.

THREE THINGS TO REMEMBER

— A B200 costs about $6,400 to build, and reports put its selling price at $30,000 to $40,000.

— The stacked memory is the most expensive part, about half of the cost.

1 NVIDIA's B200 costs around $6,400 to produce. Epoch AI · 10 December 2025 A epoch.ai/data-insights/b200-cost-breakdown

22 System Hardware & Components. Nvidia A docs.nvidia.com/enterprise-reference-architectures/nvl72-ai-factory/latest/components.html

- Packaging costs more than the logic chips, because a failed package throws away everything inside it.

CHAPTER 17
THE CONTEST

Geopolitics

Every stage in this chain sits in someone's jurisdiction. Since 2018 the United States has been converting that fact into policy, and China has been building substitutes.

IN PLAIN TERMS

An export control is a rule that makes a sale need the government's permission. The government names an item and a buyer, and from then on its own companies must hold a license before they ship that item to that buyer. The American government stretches the rule to cover goods made abroad with American technology. Few governments can use such a rule to much effect, because it works only when their own firms sell something the buyer cannot get elsewhere. The machines, software and chemicals that make an advanced chip come from a short list of firms in the United States, the Netherlands, Japan and South Korea. China can copy the simpler machines within a few years. It cannot yet copy the machine that prints the finest circuits or the chemistry that machine needs, and it cannot yet make high-bandwidth memory, the stacked memory beside an AI chip, in volume.

IN SHORT

Since 2022 the United States has restricted sales to China of advanced AI chips and the equipment used to make them, and Japan and the Netherlands have aligned their own controls [1]. China still cannot get extreme ultraviolet (EUV) scanners, the machines behind the most advanced chips, and CSIS judges that building its own remains out of reach [67]. Below that level, Chinese toolmakers supplied 35 percent of China's own chipmaking equipment market in 2025, up from 10 to 15 percent before 2022 [8]. Taiwan makes most of the world's chips on processes below 10 nanometers [6].

3,421 WORDS / 15 MIN

1 Where the Chips Fall: U.S. Export Controls Under the Biden Administration from 2022 to 2024. Center for Strategic and International Studies · 12 December 2024 [A] csis.org/analysis/where-chips-fall-us-export-controls-under-biden-administration-2022-2024

67 Breakthroughs or Boasts? Assessing Recent Chinese Lithography Advancements | Strategic Technologies Blog. Center for Strategic and International Studies [A] csis.org/blogs/strategic-technologies-blog/breakthroughs-or-boasts-assessing-recent-chines…

8 China's Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 [A] csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor…

6 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 [A] semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc…

Washington's control regime and Beijing's answer to it are both unfinished.

The shape of the contest

In September 2022 National Security Advisor Jake Sullivan called securing "as large a lead as possible" in technologies such as AI a national security imperative, and the October rules that followed debuted his doctrine of a small yard with a high fence [1]. Those rules went beyond the old aim of staying two technology nodes ahead of China and tried to push China's capability below its current level [2]. Licensing once asked who was buying and why; country-wide prohibition asks only where the item is going.

Chokepoints and who holds them

SEGMENT	LEADER	SHARE	BASIS
EUV lithography	Netherlands	100.0%	revenue, 2025
Immersion DUV lithography	Netherlands	99.3%	revenue, 2025
Metrology and inspection	United States	71.7%	revenue, 2025
Deposition	United States	60.3%	revenue, 2025
Etch and clean	United States	52.6%	revenue, 2025
Photoresist	Japan	78%	revenue, 2023
Silicon wafers	Japan	53%	revenue, 2023
Leading-edge logic, below 10 nm	Taiwan	69%	capacity, 2022
Foundry, all nodes	Taiwan	78%	market share, 2025
HBM	South Korea	82.5%	revenue, 2025: SK hynix 63.2, Samsung 19.3, Micron 17.4
Logic chip design	United States	65%	sales, 2022
Mature logic, 28 nm and above	China	33%	capacity, 2022

- **Equipment.** CSET's ETO Supply Chain Explorer, TechInsights 2025 revenue by parent-company headquarters [3].
- **Materials.** Country shares of photoresist and silicon wafers as Japan's Ministry of Economy, Trade and Industry published them in December 2025, from Fuji Keizai's materials survey, by parent-company headquarters [4].

1 Where the Chips Fall: U.S. Export Controls Under the Biden Administration from 2022 to 2024. Center for Strategic and International Studies · 12 December 2024 [A] csis.org/analysis/where-chips-fall-us-export-controls-under-biden-administration-2022-2024

2 Choking off China's Access to the Future of AI. Center for Strategic and International Studies · 11 October 2022 [A] csis.org/analysis/choking-chinas-access-future-ai

3 ETO Chip Explorer source data: provision.csv. Center for Security and Emerging Technology (CSET) / Emerging Technology Observatory [A] raw.githubusercontent.com/georgetown-cset/eto-chip-explorer/main/data/provision.csv

4 METI, Semiconductor and digital industry strategy: future direction (半導体・デジタル産業戦略の今後の方向性), 23 December 2025. Ministry of Economy, Trade and Industry (Japan) · 23 December 2025 [A] meti.go.jp/policy/mono_info_service/joho/conference/semicon_digital/0014/handeji14-4.pdf

Japan held 77 percent of photoresist sales in 2021 and 78 percent in 2023, and 52 percent of silicon wafer sales against 53 percent, so neither position is moving.

- **Taiwan.** The 78 percent is the Taiwan Semiconductor Industry Association's 2025 count, as the Stimson Center gives it [5]. The 69 percent is the Semiconductor Industry Association and Boston Consulting Group's 2022 measurement of logic capacity below 10 nm, the most recent the report gives [6]. The 92 percent quoted more often is a February 2024 US International Trade Commission figure for manufacturing capacity for the most advanced chips, relayed by that same Stimson piece [5].
- **Memory.** SK hynix's US listing prospectus splits 2025 high-bandwidth memory revenue between SK hynix at 63.2 percent, Samsung at 19.3 and Micron at 17.4, so Korea holds 82.5; by the first quarter of 2026 Korea was down to 76.9 [7]. The underlying figures are IDC's, relayed by the prospectus.
- **Design.** CSET's ETO Supply Chain Explorer, from WSTS and SIA figures on 2022 sales of logic chips and microprocessors [3].
- **China's mature nodes.** The 33 percent is the 2022 industry measurement of logic capacity at 28 nm and above, and the same report projects 37 percent by 2032 [6]. CSIS finds that China now holds about half of global capacity for mature-node and commodity devices [8].

Advanced packaging is missing because nobody publishes a capacity split and TSMC will not give one. No country is self-sufficient, so each side's controls can hurt the other.

The US export-control campaign, 2018 to today

Commerce built the regime one rule at a time, each closing a gap the last one left.

- **17 August 2020, the Foreign Direct Product Rule.** The Entity List, Commerce's roster of buyers that need a license, cut Huawei and 68 affiliates off from US technology in May 2019 [9], so Huawei bought foreign chips instead. Commerce then extended the rule to any foreign item made with US technology and bound for Huawei [10]. That reach makes American controls extraterritorial.

5 Why Taiwan Fears ‘America First’ Risks Eroding Its ‘Silicon Shield’. Stimson Center · 10 October 2025 [A] stimson.org/2025/why-taiwan-fears-america-first-risks-eroding-its-silicon-shield

6 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 [A] semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc…

7 SK hynix Inc., Form 424B4 prospectus for the period ended 2026-07-10 (424(B)(4)). U.S. Securities and Exchange Commission (filing by SK hynix Inc.) · 10 July 2026 [A] sec.gov/Archives/edgar/data/0002120882/000119312526299963/d32785d424b4.htm

3 ETO Chip Explorer source data: provision.csv. Center for Security and Emerging Technology (CSET) / Emerging Technology Observatory [A] raw.githubusercontent.com/georgetown-cset/eto-chip-explorer/main/data/provision.csv

8 China’s Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 [A] csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor…

9 Addition of Entities to the Entity List. Federal Register (Commerce Department; Industry and Security Bureau) · 21 May 2019 [A] federalregister.gov/documents/2019/05/21/2019-10616/addition-of-entities-to-the-entity-list

10 Addition of Huawei Non-U.S. Affiliates to the Entity List, the Removal of Temporary General License, and Amendments to General Prohibition Three (Foreign-Produced Direct Product Rule). Federal Register (Commerce Department; Industry and Security Bureau) · 20 August 2020 [A] federalregister.gov/documents/2020/08/20/2020-18213/addition-of-huawei-non-us-affiliates-t…

- **7 October 2022, the first country-wide rules.** Two new export classifications, 3A090 and 3B090, capped exportable AI chips and set fab thresholds at FinFET or 16/14 nm logic, 18 nm half-pitch DRAM and 128-layer NAND [11]. They also required a license for US persons to support chip development or production at those advanced Chinese fabs [11].
- **17 October 2023, the density fix.** Nvidia had designed its China-specific chips around the 2022 interconnect-speed threshold, so Commerce's Bureau of Industry and Security (BIS) dropped that parameter and now identifies controlled chips by total processing performance, performance density, and whether they are designed or marketed for data centers [12]. A data-center chip now needs a license at 4,800 points of that performance score, or at 1,600 with a density of 5.92 [12].
- **2 December 2024, the widest rule.** 24 equipment types, three software tools, the first controls on high-bandwidth memory and 140 Entity List additions [13].
- **15 January 2025, AI Diffusion.** A rule requiring a license for the top band of accelerators, 3A090.a and 4A090.a, to any destination worldwide, then reopening it by exception: License Exception AIA to the nineteen destinations named in supplement no. 5 to part 740, License Exception LPP in capped volumes elsewhere, nothing to China [14]. BIS said on 13 May that it would not enforce the framework, two days before the compliance date [15]. It withdrew none of the text. The worldwide license requirement, License Exceptions AIA, ACM and LPP, supplement no. 5 and the 790 million TPP per-country allocation all stand in the Code today, and BIS says it enforces the requirement only against Country Groups D:1, D:4 and D:5 and against firms headquartered in D:5 or Macau [16] [17]. No tiered replacement has appeared; bilateral deals took the place of the caps.

On 9 April 2025 the government told Nvidia it needed a license to ship the H20 to China, to the D:5 group of arms-embargoed countries, and to any company

11 Implementation of Additional Export Controls: Certain Advanced Computing and Semiconductor Manufacturing Items; Supercomputer and Semiconductor End Use; Entity List Modification. Federal Register (Commerce Department; Industry and Security Bureau) · 13 October 2022 [A] federalregister.gov/documents/2022/10/13/2022-21658/implementation-of-additional-export-co…

12 Explainer: The Commerce Department's October 2023 Export Control Update. Center for Security and Emerging Technology (CSET) · 4 December 2023 [A] cset.georgetown.edu/article/bis-2023-update-explainer

13 Commerce Strengthens Export Controls to Restrict China's Capability to Produce Advanced Semiconductors for Military Applications. U.S. Bureau of Industry and Security · 2 December 2024 [A] bis.gov/press-release/commerce-strengthens-export-controls-restrict-chinas-capability-prod…

14 Framework for Artificial Intelligence Diffusion. Federal Register (Commerce Department; Industry and Security Bureau) · 15 January 2025 [A] federalregister.gov/documents/2025/01/15/2025-00636/framework-for-artificial-intelligence-…

15 Department of Commerce Announces Rescission of Biden-Era Artificial Intelligence Diffusion Rule, Strengthens Chip-Related Export Controls. U.S. Bureau of Industry and Security · 13 May 2025 [A] bis.gov/press-release/department-commerce-announces-rescission-biden-era-artificial-intell…

16 Enhanced Favorable Treatment for the United Arab Emirates Under the Export Administration Regulations. Federal Register (Commerce Department; Industry and Security Bureau) · 14 July 2026 [A] federalregister.gov/documents/2026/07/14/2026-14132/enhanced-favorable-treatment-for-the-u…

17 15 CFR 742.6, Regional stability. Electronic Code of Federal Regulations [A] ecfr.gov/current/title-15/subtitle-B/chapter-VII/subchapter-C/part-742/section-742.6

headquartered or ultimately owned there, so no Chinese buyer could route the order through a foreign subsidiary [18]. Nvidia took a $4.5 billion charge for excess H20 inventory and purchase obligations [19]. Licenses came back in August 2025, and the same filing says US officials expected the government to receive 15 percent of the revenue from licensed H20 sales, though no regulation codifies that requirement [19].

Early 2026 set the current settlement.

- **13 January 2026, effective 15 January.** BIS announced on 13 January that it would move the H200 and AMD MI325X to case-by-case review, on conditions that included independent third-party testing in the United States [20]. The rule, at 91 FR 1684, took effect on publication two days later and caps exports to China or Macau at 50 percent of the total processing performance of the same chips shipped to US customers [21].
- **14 January 2026, effective 15 January.** A national-security proclamation under Section 232 put a 25 percent tariff on the same class of chips, then exempted almost every American use, from data centers to startups [22].
- **12 February 2026.** Applied Materials agreed to pay about $252 million, the statutory maximum, over about $126 million of ion implanters routed through Korea to an Entity-Listed Chinese customer [23].

18 NVIDIA CORP, Form 8-K current report for the period ended 2025-04-09 (8-K). U.S. Securities and Exchange Commission (filing by NVIDIA CORP) · 15 April 2025 A sec.gov/Archives/edgar/data/1045810/000104581025000082/nvda-20250409.htm

19 NVIDIA CORP, Form 10-Q quarterly report for the period ended 2025-07-27 (10-Q). U.S. Securities and Exchange Commission (filing by NVIDIA CORP) · 27 August 2025 A sec.gov/Archives/edgar/data/1045810/000104581025000209/nvda-20250727.htm

20 Department of Commerce Revises License Review Policy for Semiconductors Exported to China. U.S. Bureau of Industry and Security · 13 January 2026 A bis.gov/press-release/department-commerce-revises-license-review-policy-semiconductors-exp…

21 Revision to License Review Policy for Advanced Computing Commodities. Federal Register (Commerce Department; Industry and Security Bureau) · 15 January 2026 A federalregister.gov/documents/2026/01/15/2026-00789/revision-to-license-review-policy-for-…

22 Adjusting Imports of Semiconductors, Semiconductor Manufacturing Equipment, and Their Derivative Products Into the United States. Federal Register (Executive Office of the President) · 20 January 2026 A federalregister.gov/documents/2026/01/20/2026-01052/adjusting-imports-of-semiconductors-se…

23 Applied Materials to Pay $252 Million Penalty to BIS for Illegally Exporting Semiconductor Manufacturing Equipment. U.S. Bureau of Industry and Security · 11 February 2026 A bis.gov/press-release/applied-materials-pay-252-million-penalty-bis-illegally-exporting-se…

Eight rule changes that shaped the regime

- 2019-05-16
  Huawei and 68 affiliates added to the Entity List
- 2022-10-07
  First country-wide controls on AI chips and fab tools
- 2023-10-17
  Performance density added; A800 and H800 captured
- 2024-12-02
  24 tool types, HBM controls, 140 entity listings
- 2025-01-15
  AI Diffusion rule published, three country tiers
- 2025-05-13
  BIS stops enforcing the AI Diffusion rule
- 2025-08-11
  US officials seek 15% of licensed H20 sales
- 2026-01-13
  H200 and MI325X case-by-case review announced, effective 15 January

Source: BIS press releases and Federal Register rules

Cloud and remote access

Renting a chip is not exporting it. An export, at 15 CFR 734.13, is a shipment or transmission out of the United States or a release of technology or source code to a foreign person in the United States, so a Singapore data center selling time on an H200 already installed there moves nothing across a border [25].

The American rules reach that trade through the firms holding the chips. A January 2026 license for China or Macau is conditioned on the applicant getting the consignee's know-your-customer procedures and its list of Infrastructure-as-a-Service customers in Belarus, China, Cuba, Iran, Macau, North Korea, Russia and Venezuela, "necessary to prevent unauthorized remote access from end users described in paragraph (dd)(1)(iv)", and on a promise that no algorithm trained on the chips is served back to those users [26].

The diffusion rule addressed the other end, the output. It classified frontier model weights as ECCN 4E091, warned American cloud providers that training such a model for the US subsidiary of a foreign-headquartered customer raises a red flag that the weights will leave without a license, and barred its validated end users from training one outside the nineteen listed destinations without BIS authorization, while saying that API access to a model, and rented capacity for inference, "are not prohibited" [14].

25 15 CFR 734.13 -- Export.. Electronic Code of Federal Regulations A ecfr.gov/current/title-15/subtitle-B/chapter-VII/subchapter-C/part-734/section-734.13

26 Federal Register, Volume 91 Issue 10 (Thursday, January 15, 2026). U.S. Government Publishing Office A govinfo.gov/content/pkg/FR-2026-01-15/html/2026-00789.htm

14 Framework for Artificial Intelligence Diffusion. Federal Register (Commerce Department; Industry and Security Bureau) · 15 January 2025 A federalregister.gov/documents/2025/01/15/2025-00636/framework-for-artificial-intelligence-...

So the controls reach the chip, frontier model weights, and the promises a licensed consignee signs. Compute sold by the hour on chips lawfully installed abroad sits outside them.

Allies: the Netherlands, Japan, Korea and Europe

Unilateral tool controls would only transfer the sales, so the campaign depends on The Hague and Tokyo.

- **The Netherlands.** The Dutch began licensing advanced deep-ultraviolet tools on 1 September 2023, widened that in September 2024 [27] and reached measurement and inspection tools on 1 April 2025 [28].
- **Japan.** Controls on advanced manufacturing equipment took effect on 23 July 2023 and apply to all destinations and name no country [29].
- **South Korea.** BIS revoked the Validated End-User status that let Samsung, SK hynix and Intel run their China fabs without individual licenses, effective 31 December 2025 [30]. BIS said it would license those fabs to keep running, but not to expand capacity or upgrade technology [31].

A BIS rule effective 29 September 2025 extended Entity List restrictions to any company at least 50 percent owned by one or more listed firms [32]. On 30 September the Dutch economy minister invoked the Goods Availability Act against Nexperia, the Nijmegen chipmaker that supplies European car lines,

27 The Netherlands expands export control measure for advanced semiconductor manufacturing equipment. Government of the Netherlands · 6 September 2024 A government.nl/latest/news/2024/09/06/the-netherlands-expands-export-control-measure-advanc…

28 Klever: export controls on advanced semiconductor manufacturing equipment to be tightened. Government of the Netherlands · 15 January 2025 A government.nl/latest/news/2025/01/15/klever-export-controls-on-advanced-semiconductor-manu…

29 CSIS Translation: Updated Japanese Export Controls on High-Performance Semiconductor Manufacturing Equipment. Center for Strategic and International Studies · 18 July 2023 A csis.org/analysis/csis-translation-updated-japanese-export-controls-high-performance-semic…

30 Revocation of Validated End-User Authorizations in the People's Republic of China. Federal Register (Commerce Department; Industry and Security Bureau) · 2 September 2025 A federalregister.gov/documents/2025/09/02/2025-16735/revocation-of-validated-end-user-autho…

31 Department of Commerce Closes Export Controls Loophole for Foreign-Owned Semiconductor Fabs in China. U.S. Bureau of Industry and Security · 29 August 2025 A bis.gov/press-release/department-commerce-closes-export-controls-loophole-foreign-owned-se…

32 Expansion of End-User Controls To Cover Affiliates of Certain Listed Entities. Federal Register (Commerce Department; Industry and Security Bureau) · 30 September 2025 A federalregister.gov/documents/2025/09/30/2025-19001/expansion-of-end-user-controls-to-cove…

citing governance failures that risked moving technology out of Europe [33]. Neither lasted: BIS suspended its rule for a year on 10 November [34] and the minister suspended his order on 19 November [35]. Europe holds a chokepoint at the leading edge and none at the mature nodes its car industry runs on.

The MATCH Act, introduced on 8 April 2026, would ban sales of immersion deep-ultraviolet scanners to China, name CXMT, Hua Hong, Huawei, SMIC and YMTC in statute, and give allies 150 days to match before the US extends the Foreign Direct Product Rule alone [36].

China's response

Five bodies run Beijing's side. The Ministry of Industry and Information Technology (MIIT) sets substitution targets, and in 2024 reportedly told Chinese telecom operators to strip foreign chips out of their networks by 2027 [8]. The National Development and Reform Commission (NDRC) plans the compute build-out and co-issued the national computing-power network plan [37]. The Ministry of Commerce (MOFCOM) writes and administers the export controls, including the mineral rules below [38]. The State Administration for Market Regulation (SAMR) is the antitrust authority, and opened its Nvidia investigation in December 2024 [39]. The Cyberspace Administration of China (CAC) runs the security reviews, and in September 2025 told firms including ByteDance and Alibaba to cancel Nvidia orders [40].

The retaliation itself targets the inputs. Micron was first, failing a CAC review on 21 May 2023 and losing its critical infrastructure buyers [41]. Mineral controls followed.

33 Minister of Economic Affairs invokes Goods Availability Act. Government of the Netherlands · 12 October 2025 A government.nl/latest/news/2025/10/12/minister-of-economic-affairs-invokes-goods-availabili…

34 One Year Suspension of Expansion of End-User Controls for Affiliates of Certain Listed Entities. Federal Register (Commerce Department; Industry and Security Bureau) · 12 November 2025 A federalregister.gov/documents/2025/11/12/2025-19846/one-year-suspension-of-expansion-of-en…

35 Update on invoking Goods Availability Act. Government of the Netherlands · 19 November 2025 A government.nl/documents/2025/11/19/update-on-invoking-goods-availability-act

36 Risch, Ricketts, Kim Introduce MATCH Act; Level the Global Playing Field for U.S. Tech. U.S. Senate Committee on Foreign Relations · 8 April 2026 A foreign.senate.gov/press/rep/release/risch-ricketts-kim-introduce-match-act-level-the-glob…

8 China's Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 A csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor…

37 China accelerates building of national computing power network. The State Council of the People's Republic of China · 27 December 2023 A english.www.gov.cn/news/202312/27/content_WS658b72afc6d0868f4e8e28ba.html

38 Announcement No.18 of 2025 of The Ministry of Commerce and The General Administration of Customs of The People's Republic of China Announcing the decision to implement export control on some medium and heavy rare earth related items. Ministry of Commerce of the People's Republic of China A english.mofcom.gov.cn/Policies/AnnouncementsOrders/art/2025/art_0dd87cbee7b045bf93fabe6ab2…

39 Cyber Week in Review: December 13, 2024. Council on Foreign Relations · 13 December 2024 A cfr.org/articles/cyber-week-review-december-13-2024

40 Beijing blocks Nvidia sales in vote of confidence for Chinese chipmakers, the White House strikes a deal for 10 percent of Intel, and Commerce voids a $7.4B CHIPS Act grant. Center for Security and Emerging Technology (CSET) · 18 September 2025 A cset.georgetown.edu/newsletter/september-18-2025

41 Micron Aggression: The Right Response to Beijing's Ban on the U.S. Chipmaker. Center for Strategic and International Studies · 22 June 2023 A csis.org/analysis/micron-aggression-right-response-beijings-ban-us-chipmaker

- **3 December 2024.** Notice 46, from MOFCOM, banned exports of gallium, germanium, antimony and superhard materials to the United States, one day after the American chip rules [42].
- **4 April 2025.** Announcement 18 put seven medium and heavy rare earths under licensing, from samarium to yttrium, as metal, oxide, compound or magnet material [38].
- **9 October 2025.** A further announcement reached foreign-made goods containing Chinese rare earths worth 0.1 percent or more of their value, putting a Chinese export license between a foreign firm and its own product [43]. MOFCOM suspended it on 7 November 2025 until 10 November 2026 [44].
- **November 2025.** After Trump and Xi met at the Asia-Pacific summit, the ministry suspended the gallium ban for a year [45].

Nothing was repealed; the gallium ban and the October rules are paused, and the April licensing regime stands.

The blunter instrument is demand. Chinese regulators discouraged customers from buying, importing or using Nvidia's data-center products, and endorsed performance-per-watt and bandwidth standards for accelerators in Chinese data centers [46]. When Washington licensed H200 sales in February 2026, Beijing restricted them, and Nvidia's shipments came to less than 1 percent of data-center revenue [46]. That quarter's data-center revenue was $89.0 billion, and the next quarter's guidance assumed no China compute revenue [47].

Chinese tool vendors held 10 to 15 percent of their home market before 2022, took 25 percent in 2024 and 35 percent in 2025, and hold about 40 percent of domestic etch and deposition [8].

Substitution stalls at the leading edge. Without extreme-ultraviolet scanners, SMIC's most advanced process, N+3, reaches the density of TSMC's 6 nm-class

42 Ministry of Commerce Notice 2024 No. 46: Notice Concerning Strengthening Controls on Exports of Relevant Dual-Use Items to the United States. Center for Security and Emerging Technology (CSET) · 3 December 2024 [A] cset.georgetown.edu/publication/china-rare-earth-export-ban

38 Announcement No.18 of 2025 of The Ministry of Commerce and The General Administration of Customs of The People's Republic of China Announcing the decision to implement export control on some medium and heavy rare earth related items. Ministry of Commerce of the People's Republic of China [A] english.mofcom.gov.cn/Policies/AnnouncementsOrders/art/2025/art_0dd87cbee7b045bf93fabe6ab2...

43 Ministry of Commerce Notice 2025 No. 61: Announcement of the Decision to Implement Controls on Exports of Rare Earth-Related Items to Foreign Countries. Center for Security and Emerging Technology (CSET) · 9 October 2025 [A] cset.georgetown.edu/publication/mofcom-notice-2025-61

44 MOFCOM and GAC Announcement 2025 No. 70, suspending the October 2025 export-control measures, Announcements Nos. 55 to 58, 61 and 62 (商务部、海关总署公告2025年第70号). Ministry of Commerce of the People's Republic of China · 7 November 2025 [A] mofcom.gov.cn/zwgk/zcfb/art/2025/art_b1ec77dd3f0d4762952904df7cdaadec.html

45 The U.S.-China Trade Truce Has Not Solved the Gallium Problem. Center for Strategic and International Studies · 11 May 2026 [A] csis.org/analysis/us-china-trade-truce-has-not-solved-gallium-problem


46 NVIDIA CORP, Form 10-Q quarterly report for the period ended 2026-07-26 (10-Q). U.S. Securities and Exchange Commission (filing by NVIDIA CORP) · 26 August 2026 [A] sec.gov/Archives/edgar/data/1045810/000104581026000075/nvda-20260726.htm

47 NVIDIA Announces Financial Results for Second Quarter Fiscal 2027. Nvidia · 26 August 2026 [A] nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-second-quarter-fiscal-2027

8 China's Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 [A] csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor...

process by printing its tightest layers in several passes on deep-ultraviolet tools and by redesigning its standard cells [48]. SemiAnalysis expected Huawei to ship about 805,000 Ascend units in 2025, with dies made by both TSMC and SMIC [49]. The binding constraint is memory. A stockpile of roughly 13 million memory stacks, most bought before the December 2024 rules took effect, supports about 1.6 million Ascend 910C packages; CXMT, China's own memory maker, should reach about 2 million stacks in 2026, enough for 250,000 to 300,000 more [49].

China's share of revenue at the four largest chip-tool makers, peak year and latest %



Source: ASML Q4 2025 investor presentation, Applied Materials and Lam Research 10-K filings, Tokyo Electron Q4 FY2026 results

Industrial policy: CHIPS, Rapidus, Big Fund and the rest

The CHIPS and Science Act authorized about $52.7 billion [8]. By July 2025 Commerce had awarded $30.9 billion of direct funding to 19 companies for 40 projects, a median 14.2 percent of each project's capital cost [51].

On 22 August 2025 the government converted $5.7 billion of unpaid Intel grants and $3.2 billion of Secure Enclave defense money into an $8.9 billion purchase of Intel stock, equivalent to a 9.9 percent stake [52].

Tariffs became the second instrument. The 2026 US-Taiwan trade agreement cuts the reciprocal tariff on Taiwanese goods to 15 percent in exchange for at least $250

48 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's?. SemiAnalysis · 14 June 2026 [B] newsletter.semianalysis.com/p/steel-smic-n3-teardown

49 Huawei Ascend Production Ramp: Die Banks, TSMC Continued Production, HBM is The Bottleneck. SemiAnalysis · 8 September 2025 [B] newsletter.semianalysis.com/p/huawei-ascend-production-ramp

8 China's Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 [A] csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor…

51 GAO-26-107882, SEMICONDUCTORS: Information on Projects Funded to Strengthen U.S. Supply Chain. U.S. Government Accountability Office [A] files.gao.gov/reports/GAO-26-107882/index.html


52 Intel and Trump Administration Reach Historic Agreement to Accelerate American Technology and Manufacturing Leadership. Intel · 22 August 2025 [A] intc.com/news-events/press-releases/detail/1748/intel-and-trump-administration-reach-histo…

billion of Taiwanese investment in US chip production [53]. On 16 July 2026 TSMC announced another $100 billion for four more Arizona fabs at 2 nm or more advanced, bringing its total Arizona investment to $265 billion [54].

The European Commission says the EU still depends on other countries for advanced chip manufacturing, and its Chips Act 2.0 proposal, adopted on 3 June 2026, adds measures to support advanced chip production in the EU [55]. Japan backs a national champion instead. Rapidus began prototyping 2 nm gate-all-around transistors at its IIM-1 plant in July 2025 and measured their first electrical characteristics [56]. In February 2026 it raised another 267.6 billion yen, about $1.7 billion, from a government agency and 32 companies, aiming for 2 nm mass production by 2027 [57].

China spends more, and differently. The latest round of its National Integrated Circuit Industry Investment Fund, the Big Fund, reached $47 billion [58]. CSIS puts cumulative state funding since 2014 at an estimated $150 billion and calls the CHIPS Act substantially smaller in scale [8]. The money has produced a domestic tool industry and no leading-edge node.

CHIPS Act direct funding awarded, by firm, as of July 2025 $B



Source: GAO-26-107882, Semiconductors: Information on Projects Funded to Strengthen U.S. Supply Chain

53 U.S.-Taiwan Trade Agreement Leaves Major Questions Open. Council on Foreign Relations · 13 February 2026 A cfr.org/articles/u-s-taiwan-trade-agreement-leaves-major-questions-open

54 TSMC Announces Additional $100 Billion Investment In Arizona. City of Phoenix · 16 July 2026 A phoenix.gov/newsroom/ced-news/tsmc-announces-additional--100-billion-investment-in-arizona...

55 Proposal for the Chips Act 2.0. European Commission A digital-strategy.ec.europa.eu/en/library/proposal-chips-act-20

56 A rapidus.inc/en/news_topics/information/rapidus-achieves-significant-milestone-at-its-state...

57 Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies This strategic funding plan will enable Rapidus to steadily progress from its current R&D phase to mass production of 2nm logic semiconductors by 2027 - Information - Rapidus Corporation. Rapidus A rapidus.inc/en/news_topics/information/rapidus-secures-267-6-billion-yen-in-funding-from-j...

58 China's Evolving Industrial Policy for AI. RAND Corporation · 26 June 2025 A rand.org/pubs/perspectives/PEA4012-1.html

8 China's Localization Drive in Semiconductors Gains Impetus from Allied Chip Export Controls. Center for Strategic and International Studies · 24 March 2026 A csis.org/analysis/chinas-localization-drive-semiconductors-gains-impetus-allied-chip-expor...

Taiwan

Taiwan is the concentration risk that no policy has reduced. Its foundries hold 78 percent of the world's contract chipmaking on the industry association's 2025 count, and TSMC makes its 2 nm chips only in Taiwan [5]. Below 10 nm the island held 69 percent of the world's logic capacity in 2022, on a 2024 count by the Semiconductor Industry Association and Boston Consulting Group [6]. The packaging is on the island too. Asked in October 2025 how much CoWoS capacity he would add, TSMC's chairman said only that it was "working very hard to narrow the gap between the demand and supply", with wafer and packaging capacity both "very tight" [59].

The silicon shield argument holds that this concentration deters invasion: destroying TSMC would cost an aggressor more than the island is worth. The counterargument is that staying irreplaceable gives Taipei reason to slow the diversification Washington wants. Taiwan bars the overseas production of its most advanced chips, so what TSMC builds in the United States runs a generation behind what it builds at home, and Stimson expects 2 nm production in Arizona in 2028 at the earliest [5].

Arizona narrows the gap in wafers, and TSMC has two advanced packaging fabs planned there [59]. But a fab without its Taiwanese mask shops, chemical suppliers and trained crews is not a substitute. The shield is real and weakening, and diversification is not keeping up.

Where the chips go: the Gulf, Southeast Asia, and smuggling

The Gulf has been let inside the controls. In November 2025 Commerce authorized G42 of the United Arab Emirates and HUMAIN of Saudi Arabia to buy up to 35,000 Nvidia GB300s each under security and reporting conditions [60]. On 10 July 2026 it moved the Emirates from Country Groups D:3 and D:4 into A:5, the tier that holds Washington's close allies, and named the Emirati government alongside G42 and US-headquartered AI companies as consignees who can take controlled AI chips and systems without a license. Licenses survive for the top-

5 Why Taiwan Fears 'America First' Risks Eroding Its 'Silicon Shield'. Stimson Center · 10 October 2025 [A] stimson.org/2025/why-taiwan-fears-america-first-risks-eroding-its-silicon-shield

6 R AJ VA RA DA RA JA N / I ACOB KOCH -W E SE R / CH RI S RI CH A RD / JOSE P H FI TZ GE RA L D /. Semiconductor Industry Association · 9 May 2024 [A] semiconductors.org/wp-content/uploads/2024/05/Report_Emerging-Resilience-in-the-Semiconduc…

59 Q3 2025 Taiwan Semiconductor Manufacturing Co Ltd Earnings Call (Chinese, English) — edited transcript. Refinitiv StreetEvents (transcript of a TSMC earnings call), via TSMC · 16 October 2025 [A] investor.tsmc.com/english/encrypt/files/encrypt_file/reports/2025-10/6860312f04fd291d0f26b…

60 Statement on UAE and Saudi Chip Exports. U.S. Department of Commerce · November 2025 [A] commerce.gov/news/press-releases/2025/11/statement-uae-and-saudi-chip-exports

tier items, 3A090.a and 4A090.a, so the favorable treatment is tied to the named buyers [16]. Saudi Arabia still works license by license.

Southeast Asia is where chips get past the controls. Since 14 July 2025 Malaysia has required a permit to export, tranship or transit any high-performance US-origin AI chip, plus 30 days' notice under its Strategic Trade Act [61]. On 25 March 2026 the Justice Department announced charges against three people accused of using the names of Thai companies to order servers with export-controlled chips for China, including a $170 million order that was never completed [62].

The House select committee on China cites estimates that a median 140,000 chips were smuggled to China in 2024 [63]. Congress's answer, the Chip Security Act, would require location verification on controlled chips within 180 days of enactment [64]. The House Foreign Affairs Committee passed it 42-0 on 26 March 2026 [65]; it has not become law.

Who gains and who pays

- **Taiwan and Korea.** Nothing in the policy mix moves leading-edge logic, memory stacking or advanced packaging off an island and a peninsula before 2030; reshoring adds capacity elsewhere without subtracting it there.
- **The Netherlands and Japan.** Their tool makers build the controlled machines, so they gain a say in who gets what and lose the business that paid for it: Tokyo

16 Enhanced Favorable Treatment for the United Arab Emirates Under the Export Administration Regulations. Federal Register (Commerce Department; Industry and Security Bureau) · 14 July 2026 [A] federalregister.gov/documents/2026/07/14/2026-14132/enhanced-favorable-treatment-for-the-u…

61 EXPORT, TRANSSHIPMENT AND TRANSIT OF HIGH-PERFORMANCE AI CHIPS OF US ORIGIN. Ministry of Investment, Trade and Industry (Malaysia) · 14 July 2025 [A] miti.gov.my/miti/resources/Media%20Release/%5BFINAL%5D_MITI_Press_Stmt_Malaysia_Regulates_…

62 Chinese National and Two U.S. Citizens Charged with Conspiring to Smuggle Artificial Intelligence Technology to China. U.S. Department of Justice · 25 March 2026 [A] justice.gov/opa/pr/chinese-national-and-two-us-citizens-charged-conspiring-smuggle-artific…

63 Protecting U.S. Tech: China Committee and Bipartisan, Bicameral Leaders Unite to Stop CCP AI Chip Smuggling. U.S. House Select Committee on the Chinese Communist Party · 7 July 2025 [A] chinaselectcommittee.house.gov/media/press-releases/protecting-us-tech-china-committee-and…

64 S.1705 – Chip Security Act, 119th Congress (2025-2026), bill text. U.S. Congress (Congress.gov, Library of Congress) [A] congress.gov/bill/119th-congress/senate-bill/1705/text

65 UNANIMOUS: Bipartisan Huizenga Legislation to Curb AI Chip Smuggling Passes Committee. U.S. House of Representatives (Office of Rep. Bill Huizenga) · 26 March 2026 [A] huizenga.house.gov/news/documentsingle.aspx

Electron's China share fell from 47.4 to 26.8 percent of quarterly sales in two years [66].

- **The United States.** Its firms took 65 percent of the world's logic chip sales in 2022 [3]. Commerce expects the CHIPS-funded projects to lift the US share of global leading-edge logic chip manufacturing from 0 percent in 2022 to 20 percent by 2030 [51].
- **China.** Mature nodes, sub-leading-edge tools, DRAM and NAND are going domestic on a visible timetable. Extreme-ultraviolet machines, their resist and high-bandwidth memory at scale are not, and SemiAnalysis expected China, without smuggled memory, to make fewer Ascends in 2026 than in 2025 [49].

The Gulf gains without making anything, since named Emirati buyers can now receive advanced computing items without a license [16]. And Washington's instruments now reach past licensing: a 25 percent tariff on advanced chips [22], a 9.9 percent federal stake in Intel [52], an expected 15 percent cut of licensed H20 sales [19] and a case-by-case queue for the H200 [21].

What to watch

- **November 2026.** Whether China renews the one-year suspension of its gallium ban or lets it expire [45].
- **The MATCH Act's 150-day deadline.** If it passes, allied divergence on deep-ultraviolet tools gets a statutory deadline [36].
- **CXMT's memory ramp.** Domestic memory caps Chinese accelerator volume before logic wafers do [49].
- **SMIC's advanced-node ramp.** SemiAnalysis conservatively estimates SMIC's capacity at 7 nm and below at 45,000 wafers a month by the end of 2025, 60,000

66 Investor Relations / April 30, 2026. Tokyo Electron · 30 April 2026 [A] tel.com/ir/library/report/pjuomj00000000tf-att/fy26q4transcript-e.pdf

3 ETO Chip Explorer source data: provision.csv. Center for Security and Emerging Technology (CSET) / Emerging Technology Observatory [A] raw.githubusercontent.com/georgetown-cset/eto-chip-explorer/main/data/provision.csv

51 GAO-26-107882, SEMICONDUCTORS: Information on Projects Funded to Strengthen U.S. Supply Chain. U.S. Government Accountability Office [A] files.gao.gov/reports/GAO-26-107882/index.html

49 Huawei Ascend Production Ramp: Die Banks, TSMC Continued Production, HBM is The Bottleneck. SemiAnalysis · 8 September 2025 [B] newsletter.semianalysis.com/p/huawei-ascend-production-ramp

16 Enhanced Favorable Treatment for the United Arab Emirates Under the Export Administration Regulations. Federal Register (Commerce Department; Industry and Security Bureau) · 14 July 2026 [A] federalregister.gov/documents/2026/07/14/2026-14132/enhanced-favorable-treatment-for-the-u...

22 Adjusting Imports of Semiconductors, Semiconductor Manufacturing Equipment, and Their Derivative Products Into the United States. Federal Register (Executive Office of the President) · 20 January 2026 [A] federalregister.gov/documents/2026/01/20/2026-01052/adjusting-imports-of-semiconductors-se...

52 Intel and Trump Administration Reach Historic Agreement to Accelerate American Technology and Manufacturing Leadership. Intel · 22 August 2025 [A] intc.com/news-events/press-releases/detail/1748/intel-and-trump-administration-reach-histo...

19 NVIDIA CORP, Form 10-Q quarterly report for the period ended 2025-07-27 (10-Q). U.S. Securities and Exchange Commission (filing by NVIDIA CORP) · 27 August 2025 [A] sec.gov/Archives/edgar/data/1045810/000104581025000209/nvda-20250727.htm

21 Revision to License Review Policy for Advanced Computing Commodities. Federal Register (Commerce Department; Industry and Security Bureau) · 15 January 2026 [A] federalregister.gov/documents/2026/01/15/2026-00789/revision-to-license-review-policy-for-...

45 The U.S.-China Trade Truce Has Not Solved the Gallium Problem. Center for Strategic and International Studies · 11 May 2026 [A] csis.org/analysis/us-china-trade-truce-has-not-solved-gallium-problem

36 Risch, Ricketts, Kim Introduce MATCH Act; Level the Global Playing Field for U.S. Tech. U.S. Senate Committee on Foreign Relations · 8 April 2026 [A] foreign.senate.gov/press/rep/release/risch-ricketts-kim-introduce-match-act-level-the-glob...

in 2026 and 80,000 in 2027 [49]. SMIC makes those wafers without extreme-ultraviolet machines, so its tightest layers need several passes [48]. Yield is the open question.

- **Taiwan's overseas-production ban against its $250 billion investment promise.** The two contradict each other, and one will be dropped.

FIVE THINGS TO REMEMBER

- An export control works only when a country's firms sell something the buyer cannot get elsewhere.
- US controls also cover foreign goods made with American technology.
- The controls have kept China below the leading edge, and Chinese toolmakers supplied 35 percent of their home equipment market in 2025.
- The controls cut Dutch and Japanese toolmakers' sales to China.
- Taiwan held 69 percent of the world's logic capacity below 10 nm in 2022, and TSMC makes its 2 nm chips only there.

49 Huawei Ascend Production Ramp: Die Banks, TSMC Continued Production, HBM is The Bottleneck. SemiAnalysis · 8 September 2025 B newsletter.semianalysis.com/p/huawei-ascend-production-ramp

48 Is SMIC N+3's Metal Pitch Smaller than Intel 18A's?. SemiAnalysis · 14 June 2026 B newsletter.semianalysis.com/p/steel-smic-n3-teardown

---

Made by **Yashvardhan Sharma** with Claude. Corrections and questions: contact@chipsupplychain.org.

UPDATED 1 OCTOBER 2026

A company filings, governments, standards bodies, universities and research institutions; B SemiAnalysis, Reuters, the Financial Times and Nikkei Asia.

HOW TO CITE

```
Sharma, Y. with Claude. Chip Supply Chain: how AI chips are made, stage by stage.
September 2026. https://chipsupplychain.org/ (accessed 2026-10-01).
```

```
@misc{chipsupplychain2026,
  title  = {Chip Supply Chain: how AI chips are made, stage by stage},
  author = {Sharma, Yashvardhan and Claude},
  year   = {2026},
  month  = {September},
  url    = {https://chipsupplychain.org/},
  note   = {Accessed 2026-10-01}
}
```