VLSI MINI PROJECT EC383

RTL to GDSII ASIC Flow 32-bits MIPS Pipelined Processor.

Submitted in partial fulfillment of the requirements for the degree of BACHELOR OF TECHNOLOGY in ELECTRONICS AND COMMUNICATION ENGINEERING

Project by -G.Yashwanth Kumar(211EC112) P.Shashanka Mouli(211EC138)



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING, NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA, SURATHKAL, MANGALORE -575025 March 2024

OBJECTIVE:


Objective: Develop a high-performance MIPS 32-bit pipelined design from RTL to GDSII utilizing ASIC flow. Optimize for speed, area, and power efficiency while ensuring design correctness and adherence to specifications. Employ advanced techniques in synthesis, timing closure, physical design, and verification to achieve a robust and manufacturable ASIC implementation..

TOOLS USED:

1.OPENLane

- 1. Synthesis
 - 1. yosys/abc Perform RTL synthesis and technology mapping.
 - 2. OpenSTA Performs static timing analysis on the resulting netlist to generate timing reports
- 2. Floorplanning
 - 1. init_fp Defines the core area for the macro as well as the rows (used for placement) and the tracks (used for routing)
 - 2. ioplacer Places the macro input and output ports
 - 3. pdngen Generates the power distribution network
 - 4. tapcell Inserts welltap and decap cells in the floorplan
- 3. Placement
 - 1. RePLace Performs global placement
 - 2. Resizer Performs optional optimizations on the design
 - 3. OpenDP Performs detailed placement to legalize the globally placed components
- 4. CTS
 - 1. TritonCTS Synthesizes the clock distribution network (the clock tree)
- 5. Routing
 - 1. FastRoute Performs global routing to generate a guide file for the detailed router
 - 2. TritonRoute Performs detailed routing
 - 3. OpenRCX Performs SPEF extraction
- 6. Tapeout
 - 1. Magic Streams out the final GDSII layout file from the routed def
 - 2. KLayout Streams out the final GDSII layout file from the routed def as a back-up
- 7. Signoff
 - 1. Magic Performs DRC Checks & Antenna Checks
 - 2. KLayout Performs DRC Checks
 - 3. Netgen Performs LVS Checks
 - 4. CVC Performs Circuit Validity Checks
- 2. OPENRoad
- 3. YOSYS
- 4. Klayout


INTRODUCTION:



This is the Flow Chart of the 32- bitt pipe-lined MIPS verilog process from instructions set to pipelined output. Hazards solving contains forwarding, control unit.


- 1. Instruction Memory for 32 32-bit MIPS instructions.
- 2. 32 32-bit Data Memory locations.
- 3. Instruction Memory consisting of arithmetic, logical, branch, jump, and memory-access instructions. Immediate arguments and argument registers are hard-coded.
- 4. TRAP destination is generally OS-specific, and has been left to zero here.
- 5. 5-stage pipelining; stages are:
 - a) Instruction Fetch (IF)
 - b) Instruction Decode (ID)
 - c) Execute (EX)
 - d) Memory Access (MEM)
 - e) Writeback (WB)
- 6. Data Forwarding Unit to partially resolve hazards in R-type instructions.
- 7. Hazard Detection Unit to insert stalls (nop cycles) wherever required.

IMPLEMENTATION DETAILS:



Processor design of the 32-bit pipelined MIPS processor

Elaborated design



Elaborated design obtained using Vivado

Config.json file:

Design files and clock declaration :

```
"DESIGN NAME": "cpu",
"VERILOG FILES": "dir::src/*.v",
"CLOCK PORT": "clk",
"CLOCK PERIOD": 10.0,
"PNR SDC FILE": "/home/yash/OpenLane/scripts/base.sdc",
"SIGNOFF SDC FILE": "/home/yash/OpenLane/scripts/base.sdc",
"//": "PDN"
"FP PDN VOFFSET": 5.
"FP PDN HOFFSET": 5,
"FP PDN VWIDTH": 2,
"FP PDN HWIDTH": 2.
"FP PDN VPITCH":
"FP PDN HPITCH": 30,
"FP PDN SKIPTRIM": true,
"FP PDN CORE RING":1,
"LEC ENABLE":1,
"FP_SIZING":"absolute",
"CORE AREA": "5 5 90 90",
"DIE AREA": "0.0 0.0 100 100",
"FP PDN MULTILAYER": true,
"ROUTING CORES":4,
"RUN TAP DECAP INSERTION": true,
"//": "Technology-Specific Configs",
"pdk::sky130*": {
    "FP CORE UTIL": 45,
    "CLOCK PERIOD": 10,
    "scl::sky130 fd sc hd": {
        "CLOCK PERIOD": 8
    "scl::sky130 fd sc ls": {
        "MAX FANOUT CONSTRAINT": 5
```

- Floorplan sizing This determines the specific die area and core area to be used in floorplanning when FP_SIZING is set to absolute.
- Diode Padding- It is used to specify the amount of extra space to be added around diode components during the layout phase of integrated circuit development.
- LEC check at every stage This command performs logical verification at every stage using YOSYS. This results in an increase in runtime but helps in minute analysis.
- "PL RANDOM INITIAL PLACEMENT" signals the use of randomized initial placement.
- "FP_PDN_VOFFSET" and "FP_PDN_HOFFSET" The offset of the vertical and horizontal power stripes on the metal layer 5 in the power distribution network "FP_PDN_VWIDTH" and "FP_PDN_HWIDTH" define the strap width for the vertical and horizontal layers used in PDN. .
- "FP_PDN_VPITCH" and "FP_PDN_HPITCH" The pitch of the vertical and horizantal power stripes on the metal layer 4 in the power distribution network.

These commands ensure efficient power distribution and optimal component placement.

- Core Utilization This sets the core utilization to avoid routing congestion.
- Tap cells and Decap cells insertion Tap cells serve as connection points for power and ground distribution in
 integrated circuits, ensuring stable voltage across the chip and reducing voltage drop. Decap cells, or decoupling
 capacitors, are strategically placed capacitors that reduce noise and voltage fluctuations by providing local charge
 reservoirs, improving signal integrity and preventing power supply droop during transient events.
- Core ring Insertion Enables adding a core ring around the design. More details on the control variables in the pdk configurations documentation
- Technology specifications define a target core utilization of 45%. Additionally, it provides overrides for clock
 period constraints for specific libraries within the sky130 PDK, setting it to 8 time units for the high-speed (hs)
 library and specifying a maximum fanout constraint of 5 for the low-power (ls) library.
- SDC file :

```
if {[info exists ::emy(CLOCK_PORT)] && $:emy(CLOCK_PORT)] -name $::emy(CLOCK_PORT)] -period $::emy(CYNTH_CLK_DRIVING_CELL_PIN)] -period $::emy(CYNTH_CLK_DRIVING_CELL_PIN)] -period $::emy(CYNTH_CLK_DRIVING_CELL_PIN)] -period $::emy(CYNTH_CLK_DRIVING_CELL_PIN)] -period [-period -period -peri
```

RESULTS AND DISCUSSION:

```
53. Printing statistics.
=== cpu ===
                                    201
   Number of wires:
   Number of wire bits:
                                    418
   Number of public wires:
                                     9
   Number of public wire bits:
                                    226
   Number of memories:
                                      0
   Number of memory bits:
                                      0
   Number of processes:
                                     0
   Number of cells:
                                    416
    $ MUX
                                    32
    $ NOT
                                    160
    s\bar{k}y13\bar{0} fd sc hd dfxtp 2
                                    224
```

```
Printing statistics.
=== cpu ===
  Number of wires:
                                  440
  Number of wire bits:
                                  471
  Number of public wires:
                                  195
  Number of public wire bits:
                                  226
  Number of memories:
                                    0
  Number of memory bits:
                                    0
  Number of processes:
                                    0
  Number of cells:
                                  469
    sky130 fd sc hd and2b 2
                                  32
    sky130 fd sc hd buf 1
                                  53
    sky130 fd sc hd dfxtp 2
                                  224
    sky130 fd sc hd inv 2
                                  160
  Chip area for module '\cpu': 5844.355200
S
```

Power consumption summary post synthesis:

report_power	======					
======================================						
Group		Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad		1.12e-03 1.96e-06 1.87e-04 0.00e+00 0.00e+00	0.00e+00 9.81e-07 4.38e-04 0.00e+00 0.00e+00	1.92e-09 2.34e-10 7.01e-10 0.00e+00 0.00e+00	1.12e-03 2.94e-06 6.24e-04 0.00e+00 0.00e+00	64.0% 0.2% 35.8% 0.0% 0.0%
Total		1.30e-03 74.8%	4.38e-04 25.2%	2.85e-09 0.0%	1.74e-03	100.0%

Post-synthesis sta:

report_tns
tns 0.00
report_wns
wns 0.00
report_worst_slack -max (Setup)
worst slack 1.51
report_worst_slack -min (Hold)
worst slack 0.08

Area utilization post floorplanning:

Die area : 16,965 sq um

3-initial_fp_die_area.rpt ×

0.0 0.0 125.0 135.72

Core area : 12,670.92 sq um


3-initial_fp_core_area.rpt × 5.52 10.88 119.14 122.4

Area utilized: 74.68 %

Post global placement sta:

Post detailed placement sta:

Post global placement power consumption:



Post detailed placement power consumption :

18-dpl_sta.power.rpt	×					
======================================						
============		======= ≔ Typical	 Corner ====	========		
Group		Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad		1.12e-03 2.50e-06 1.87e-04 0.00e+00 0.00e+00	0.00e+00 1.74e-06 4.38e-04 0.00e+00 0.00e+00	1.80e-09 4.47e-10 9.67e-10 0.00e+00 0.00e+00	1.12e-03 4.25e-06 6.24e-04 0.00e+00 0.00e+00	64.0% 0.2% 35.7% 0.0% 0.0%
Total		1.31e-03 74.8%	4.39e-04 25.2%	3.22e-09 0.0%	1.75e-03	100.0%

Post clock tree synthesis sta:

Post clock tree synthesis power consumption:

20-cts_sta.power.rpt	×	
======================================		
================	===== Typical Corner ====	
Group	Internal Switching Power Power	Leakage Total Power Power (Watts)
Sequential Combinational Clock Macro Pad	1.12e-03 0.00e+00 2.50e-06 1.79e-06 1.52e-03 6.85e-04 0.00e+00 0.00e+00 0.00e+00 0.00e+00	1.80e-09 1.12e-03 33.6% 4.47e-10 4.29e-06 0.1% 1.74e-09 2.21e-03 66.3% 0.00e+00 0.00e+00 0.0% 0.00e+00 0.00e+00 0.0%
Total	2.64e-03 6.87e-04 79.4% 20.6%	3.99e-09 3.33e-03 100.0% 0.0%

Post global routing sta:

Post global routing power consumption:

```
32-grt_sta.power.rpt
______
report_power
Internal Switching
                                 Leakage
                  Power
                         Power
                                  Power
                                           Power (Watts)
                1.12e-03
2.51e-06
                       0.00e+00
Sequential
                                        1.12e-03 33.6%
                                1.81e-09
Combinational
                         1.16e-06
                                 1.19e-09
                                         3.67e-06
                                               0.1%
                                         2.21e-03 66.3%
                1.52e-03
                        6.85e-04
                                 1.74e-09
Clock
                0.00e+00
                         0.00e+00
                                 0.00e+00
                                         0.00e+00
                                                0.0%
Macro
Pad
                 0.00e+00
                       0.00e+00
                                 0.00e+00
                                         0.00e+00
                                               0.0%
                 2.64e-03 6.86e-04 4.74e-09
Total
                                         3.33e-03 100.0%
                   79.4%
                           20.6%
                                    0.0%
```

Multi-corner sta report:

Overall power consumption for multi-corners:

report_power					
Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad	1.31e-03 2.96e-06 1.83e-03 0.00e+00 0.00e+00	0.00e+00 3.23e-06 1.39e-03 0.00e+00 0.00e+00	3.30e-09 4.09e-09 5.61e-09 0.00e+00 0.00e+00	1.31e-03 6.20e-06 3.22e-03 0.00e+00 0.00e+00	28.9% 0.1% 70.9% 0.0% 0.0%
Total	3.15e-03 69.3%	1.39e-03 30.7%	1.30e-08 0.0%	4.54e-03	
Group	Internal	Switching	Leakage	Total	
Group	Power	Power	Power		(Watts)
Sequential Combinational Clock Macro Pad	8.60e-04 2.02e-06 1.27e-03 0.00e+00 0.00e+00	0.00e+00 2.07e-06 9.16e-04 0.00e+00 0.00e+00	3.05e-06 1.39e-06 2.01e-06 0.00e+00 0.00e+00	8.63e-04 5.47e-06 2.19e-03 0.00e+00 0.00e+00	28.2% 0.2% 71.6% 0.0% 0.0%
Total	2.13e-03 69.7%	9.18e-04 30.0%	6.45e-06 0.2%	3.06e-03	100.0%
	== Typical	Corner ====			
Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad	1.12e-03 2.54e-06 1.54e-03 0.00e+00	0.00e+00 2.68e-06 1.18e-03 0.00e+00	1.81e-09 1.19e-09 2.07e-09 0.00e+00	1.12e-03 5.22e-06 2.72e-03 0.00e+00	29.1% 0.1% 70.8% 0.0% 0.0%
Total	2.66e-03 69.3%	1.18e-03 30.7%	5.06e-09 0.0%	3.84e-03	100.0%

Here, "fastest," "slowest," and "typical" corners refer to specific combinations of process, voltage, and temperature variations that represent extreme and typical operating conditions for integrated circuits.

LVS report:

```
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
```


Openroad gcd_sky130hd.tcl file:

```
# gcd flow pipe cleaner
source "helpers.tcl"
source "flow_helpers.tcl"
source "skyl30hd/skyl30hd.vars"


set synth_verilog "synth_cpu_1.v"
set design "cpu"
set top_module "cpu"
set sdc_file "gcd_skyl30hd.sdc"
set die_area {0 0 299.96 300.128}
set core_area {9.996 10.08 289.964 290.048}

source -echo "flow.tcl"
```

Layout using openroad viewer:



GDSII file using Klayout :



CONCLUSION:

The area required to make a chip is 5845 units. There are no setup or hold time violations for this chip. The power consumption is between 3mW an 4.55mW.

REFERENCES:

- [1] https://openlane.readthedocs.io/en/latest/flow_overview.html
- [2] https://github.com/IEEE-NITK/VLSI_design-of-RISC?tab=readme-ov-file
- [3] https://github.com/maze1377/pipeline-mips-verilog/blob/master/mypip.v
- [4] https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-1.html
- [5] A. Ashok and V. Ravi, "ASIC design of MIPS-based RISC processor for high performance", 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2), pp. 263-269, 2017.
- [6] Krishna Prasad K, Vijaya Prakash A. M, "Designing and Implementation of 32-bit 5 stage Pipelined MIPS based RISC Processor Capable of Resolving Data Hazards", 2021 IEEE International Conference on Mobile Networks and Wireless Communications (ICMNWC), pp.1-6, 2021.
- [7] G. K. Dewangan, G. Prasad and B. C. Mandi, "Design and Implementation of 32 bit MIPS based RISC Processor", 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), pp. 998-1002, 2021.