rtuonline.com

rtuonline.com

Roll No.	Total No of Pages: 3
E 5E5	101
1 1	in / Back) Exam., Dec. 2014
Computer Sci	ience & Engineering
1 - 4 1	puter Architecture on with CS IT
Time: 3 Hours	Maximum Marks: 80
Instructions to Candidatas:	Min. Passing Marks: 24
Instructions to Candidates:	one question from each unit. All questions
·	ms must be shown wherever necessary. Any
· ·	
data you feel missing suitably be assu	mea ana statea ciearty.
Units of quantities used/calculated m	ust be stated clearly.
Use of following supporting material	is permitted during examination.
(Mentioned in form No. 205)	
1. <u>NIL</u>	2. <u>NIL</u>
UNI	T – I
	nputer architecture based on streams. [8]
-	
(b) Write 3 different types of shift mic	ro-operations in Register Transfer Language.[8]
<u>Q</u>	<u>DR</u>
	on. Write it in Register Transfer Language. [8]
(a) Explain bus transfer micro operation	
(a) Explain bus transfer micro operation(b) Explain the concept of Von-Neumann	

Page 1 of 3

rtuonline.com

[5E5101]

rtuonline.com

[9240]

	<u>UNIT – II</u>		
Q. 2 (a)	Design a 4 bit ALU.	[8]	
(b)	Draw reservation table for 10 instructions. Also explain the instruction	on pipeline	
	stages.	[8]	
	<u>OR</u>		rtu
(a)	Explain speedup, efficiency and throughput in pipelining.	[8]	ionl
(b)	Is there any difference in RISC & CISC architectures? Explain.	[8]	rtuonline.com
	UNIT – III		com
Q. 3 (a)		steps. [8]	
(b)	Describe the working of Carry Save Adder. rtuonline.com	[8]	
	OR		
(a)		Show the	
(47)	steps.	[8]	
(b)	How will you subtract 2 floating point numbers? Explain with an exam	nple. [8]	
	<u>UNIT – IV</u>		7
Q. 4 (a)	Design a 16 by 4 RAM. Explain binary cell also.	[16]	rtuonlin
	OR		
Writ		[8x2=16]	e.com
(a)	Associative memory	. ,	
(b)	Segmentation		
(c)	LRU page replacement policy.		
[5E5101]	Page 2 of 3	[9240]	
rtuonline	e.com rtu	online.cor	n
	(b) (a) (b) Q. 3 (a) (b) Q. 4 (a) Writt (a) (b) (c) [5E5101]	Q. 2 (a) Design a 4 bit ALU. (b) Draw reservation table for 10 instructions. Also explain the instruction stages. OR (a) Explain speedup, efficiency and throughput in pipelining. (b) Is there any difference in RISC & CISC architectures? Explain. UNIT – III Q. 3 (a) Multiply 10101 & 11011 using Booth multiplier algorithm. Show the stages with the working of Carry Save Adder. rtuonline.com OR (a) Divide 0100100001 by 11001 using restoring division algorithms. steps. (b) How will you subtract 2 floating point numbers? Explain with an exame UNIT – IV Q. 4 (a) Design a 16 by 4 RAM. Explain binary cell also. OR Write short notes on any two: (a) Associative memory (b) Segmentation (c) LRU page replacement policy. [5E5101] Page 2 of 3	Q. 2 (a) Design a 4 bit ALU. [8] (b) Draw reservation table for 10 instructions. Also explain the instruction pipeline stages. [8] OR (a) Explain speedup, efficiency and throughput in pipelining. [8] (b) Is there any difference in RISC & CISC architectures? Explain. [8] UNIT – III Q. 3 (a) Multiply 10101 & 11011 using Booth multiplier algorithm. Show the steps. [8] (b) Describe the working of Carry Save Adder. rtuonline.com [8] OR (a) Divide 0100100001 by 11001 using restoring division algorithms. Show the steps. [8] (b) How will you subtract 2 floating point numbers? Explain with an example. [8] UNIT – IV Q. 4 (a) Design a 16 by 4 RAM. Explain binary cell also. [16] OR Write short notes on any two: [8x2=16] (a) Associative memory (b) Segmentation (c) LRU page replacement policy. [5E5101] Page 2 of 3 [9240]

[9240]

rtuonline.com

rtuonline.com

rtuonline.com

UNIT - V

- What are the various modes of data transfer to and from the computers system? Q. 5 (a) Explain. [8]

 - (b) Explain the I/O interface for a pen drive. [8]

- Write short notes on any two:
- **DMA** (b)

<u>OR</u> [8x2=16]

Input Output Processor

Page 3 of 3

Priority Intercept.

[5E5101]

rtuonline.com