SE5101

Roll No.

Intel Printed Pages

5E5101

B. Tech. (Sem. V) (Mercy Back) Examination, November 2012 Computer Sc. & Engineering 5CS1A Computer Architecture (CS, IT)

Time: 3 Hours

Maximum Marka: 24

Min. Passing Marks . 24

Attempt any five questions, selecting one question from each unit All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used/calculated must be stated clearly

Use of following supporting material is permitted during examination (Mentioned in form No. 205)

I. NIL

http://www.rtuonline.com

2. NIL

UNIT - I

- 1 (a) If a computer has 128 operation codes and 512 K addresses, how many bits would be required for
 - (i) Single address instruction
 - (ii) Two address instruction
 - (b) What is instruction? What are different parts of instruction? Explain the significance of each part of instruction with an example.
 - (c) What do you mean by instruction set completeness?

OR

-1

P.T.O.

5E5101

. 4	(i) SISD (ii) SIMO	
	(iii) MISD	
(b)	A digital computer has a common bus system for 16 registors of 32 bit each. The bus is constructed with multiplexers.	
	(i) How many selection input are there in each multiplexers?	
	(ii) What size of multiplexer are needed?	
	(iii) How many multiplexers are there in the bus?	8
	UNIT - II	
2 (a)	Explain the following in detail:	
	(i) Address sequencing	
	(ii) Hardwired control unit	
		8
(b)	Draw and explain the organization of CPU showing the connection	ODS
	between the register to a common bus.	8
	An	Ū
	OR .	
2 (0)	Explain speed up, efficiency and throughout in pipelining.	8
	Explain speed up, efficiency and throughout in pipelining.	8

http://www.rtuonline.com

UNIT - III

3 Explain Array Mutiplier with a suitable example.

(b) Explain stack organization of central processing unit.

8

OR

Multiply and steps of $(-37) \times (21)$ multiplication are to be shown using Booth multiplier algorithm.

16

UNIT - IV

- Construct a memory system having static 1k ×4 RAM. How many such RAMs will be required to
 - Construct 1k ×8 RAM bank ? (i)
 - 4k×4 RAM memory bank? Show the block diagram and the address decoding circuit.
- Write short note on: Virtual memory.

10

6

http://www.rtuonline.com

OR

What is cache coherency? Why it is necessary? Explain different (a) approaches for coche coherency.

Explain Associative memory with its hardware organization. Discuss the procedure for reading and writing data in associative memory.

8

3

P.T.O.

5E5101 |

UNIT . V

5 (a) Design a parallel priority interrup hardware for a aystem with eight interval sources.

8

(b) Why does DMA have priority over the CPU when both request a memory transfer ?

8

http://www.rtuonline.com

OR

- 5 Write short note on:
 - (a) Priority Interrupts
 - (b) I/O Interface.

2×8=16